TOSHIBA

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# TMPN3150B1AFG

Neuron<sup>®</sup> Chip For Distributed Intelligent Control Networks (LONWORKS<sup>®</sup>)

The TMPN3150B1AFG is a Neuron Chip which configures LONWORKS nodes in combination with external memory. Neuron Chips have all the built-in communications and control functions required to implement LONWORKS nodes. These nodes may then be easily integrated into highly-reliable distributed

The typical functions for this chip are explained below.

#### FEATURES

• I / O Functions

intelligent control networks.

- Eleven programmable I / O pins.
- Two programmable 16-bit timers and counters built in.
- 34 different types of I / O functions to handle a wide range of input and output.
- ROM firmware image containing pre-programmed I / O drivers, greatly simplifying application programs. (Stored in external ROM)
- Network functions
  - Two CPUs for communication protocol processing built in. The communications and application CPUs execute in parallel.
  - Equipped with a built-in LonTalk protocol which supports all seven levels of the OSI reference model with ISO.
  - Highly reliable communication protocol is supplied as firmware.
  - Built-in twisted-pair wire transceiver
  - Equipped with communications modes and communication speeds which support various types of external transceivers.
  - Supports twisted-pair wire, power line, radio ( RF ), infrared, coaxial cables and fiber optics.
  - Communication port transceiver modes and logical addresses stored within the EEPROM. Can be amended via the network.

QFP64-P-1414-0.80C

#### Weight: 1.0g (Typ.)

000707EBA1

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or

to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.. • The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.

The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or other others


The information contained herein is subject to change without notice.

## <u>TOSHIBA</u>

- Other functions
  - Application programs are also stored within the EEPROM. Can be updated by downloading over the network. EEPROM can be externally added.
  - Built-in watch-dog timer.
  - Each chip has a unique ID number. Effective during the logical installation of networks.
  - Low electrical consumption mode supported with a sleep mode.
  - Built-in low-voltage detection circuit. Prevents incorrect operations and writing errors in the EEPROM during drops in power voltage.
  - The package is QFP64-P-1414-0.80C (Lead-Free Type (Pd PrePlated Frame)).



#### **BLOCK DIAGRAM**




Reference clock input : 10MHz, 5MHz, 2.5MHz, 1.25MHz, 625kHz

ITEM	TMPN3150B1AFG
CPU	8-bit CPU×3
RAM	2,048 bytes
ROM	—
EEPROM	512 bytes
16-bit Timer / Counter	2 channels
External Memory Interface	Available
Package	64-pin SOP

### TOSHIBA

#### **PIN ASSIGNMENT**



### **PIN FUNCTION**

PIN No.	PIN NAME	I / O	PIN FUNCTION	
24	CLK1	Input	Oscillator connection, or external clock input.	
23	CLK2	Output	Oscillator connection. Leave open when external clock is input to CLK1.	
6	~RESET	l / O (built-in pull-up)	Reset pin. ( Active low )	
17	~SERVICE	l / O (built-in configurable pull-up)	Service pin. Indicator output during operation.	
2~5	10 <sub>0</sub> ~10 <sub>3</sub>	1/0	Large current sink capacity ( 20mA ). General I / O port.	
10~13	104~107	l / O (built-in configurable pull-up)	General I / O port. One of $IO_4$ to $IO_7$ can be specified as No.1 timer / counter input. Output signal can be output to $IO_0$ . IO <sub>4</sub> can be used as the No.2 timer / counter input with $IO_1$ as output.	
14~16	IO8~IO10	Ι/Ο	General I / O port. Can be used for serial communication with other device.	
43, 42, 38~33	D <sub>0</sub> , D <sub>1</sub> , D <sub>2</sub> ~D <sub>7</sub>	Ι/Ο	Data bus for memory expansion	
45	R / ~W	Output	Output port for controlling read / write for memory expansion	
46	~E	Output	Output port for controlling memory expansion	
47, 50~64	A <sub>15</sub> , A <sub>14</sub> ~A <sub>0</sub>	Output	Address output port for memory expansion	
7, 20, 22, 26, 40, 41, 44	V <sub>DD</sub>	Input	Power input ( 5.0V Typ. )	
8, 9, 19, 21, 25, 39	V <sub>SS</sub>	Input	Power input (0V GND )	
1, 18, 27, 48, 49	NC	—	Do not connect anything. Leave pins open.	
28~32	CP <sub>0</sub> ~CP <sub>4</sub>	1/0	Bidirectional port for communications. Supports several communications protocols by specifying mode.	

\* : • The ~SERVICE and IO<sub>4</sub> ~ IO<sub>7</sub> terminals are programmable pull-ups.

 $\bullet$  All V\_DD terminals must be externally connected.

 $\bullet$  All  $V_{SS}$  terminals must be externally connected.

### MAXIMUM RATINGS ( V<sub>SS</sub> = 0V, V<sub>SS</sub> typ.)

CHARACTERISTICS	SYMBOL	RATING	UNIT
Power Supply Voltage	V <sub>DD</sub>	-0.3~7.0	V
Input Voltage	V <sub>IN</sub>	-0.3~V <sub>DD</sub> +0.3	V
Power Dissipation	PD	800	mW
Storage Temperature	T <sub>stg</sub>	-65~150	°C

### **OPERATING CONDITIONS**

ITEM	SYMBOL	MIN	TYP.	MAX	UNIT
Operating Voltage	V <sub>DD</sub>	4.5	5.0	5.5	V
Input Voltage ( TTL )	V <sub>IH(1)</sub>	2.0	—	V <sub>DD</sub>	V
	V IL(1)	V <sub>SS</sub>	—	0.8	V
Input Voltage ( CMOS )	V <sub>IH(2)</sub>	V <sub>DD</sub> -0.8	—	V <sub>DD</sub>	V
	V IL(2)	V <sub>SS</sub>	—	0.8	V
Operating Frequency	f <sub>osc</sub>	0.625	_	10	MHz
Operating Temperature	T <sub>opr</sub>	-40	—	85	°C

#### ELECTRICAL CHARACTERISTICS DC characteristic ( $V_{DD}$ = 5.0 V ± 10%, $V_{SS}$ = 0 V, Ta = -40~85°C) (Above operating conditions apply unless otherwise states.)

CHARACTERISTICS	SYMBOL	PINS	TEST CONDITION		MIN	MAX	UNIT
LOW Output Voltage (1)	V <sub>OL</sub> (1)	100~103	I <sub>OL</sub> =20mA		0	0.8	V
	VOL (1)	100-103	I <sub>OL</sub> =10mA	I <sub>OL</sub> =10mA		0.4	V
LOW Output Voltage (2)	V <sub>OL</sub> (2)	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Duty	I <sub>OL</sub> =20mA	0	0.8	V
	VOL (2)	SERVICE	cycle=50%	I <sub>OL</sub> =10mA	0	0.4	V
LOW Output Voltage (3)	V <sub>OL</sub> (3)	CP <sub>2</sub> , CP <sub>3</sub>	I <sub>OL</sub> =40mA		0	1.0	V
LOW Output Voltage (4)	V <sub>OL</sub> (4)	Others (Note 1)	I <sub>OL</sub> =1.4mA		0	0.4	V
HIGH Output Voltage (1)	V <sub>OH</sub> (1)	10 <sub>0</sub> ~10 <sub>3</sub>	I <sub>OH</sub> =-1.4mA		V <sub>DD</sub> -0.4	V <sub>DD</sub>	V
HIGH Output Voltage (2)	V <sub>OH</sub> (2)	~SERVICE	I <sub>OH</sub> =-1.4mA		V <sub>DD</sub> -0.4	V <sub>DD</sub>	V
HIGH Output Voltage (3)	V <sub>OH</sub> (3)	CP <sub>2</sub> , CP <sub>3</sub>	I <sub>OH</sub> =-40mA		V <sub>DD</sub> −1.0	V <sub>DD</sub>	V
HIGH Output Voltage (4)	V <sub>OH</sub> (4)	Others (Note 1)	I <sub>OH</sub> =-1.4mA		V <sub>DD</sub> -0.4	V <sub>DD</sub>	V
Input Current	I <sub>IN</sub>	(Note 2)	V <sub>IN</sub> =V <sub>SS</sub> ~V <sub>DD</sub>		-10	+10	μA
Pull-up Current	I <sub>PU</sub>	IO4~IO7 ~SERVICE, ~RESET (Note 3)	V <sub>IN</sub> =0V		-30	-300	μA
Low-voltage Detection Level	V <sub>LVD</sub>	V <sub>DD</sub>			3.8	4.5	V

Note1 : Output voltage characteristics exclude the ~RESET pin and CLK2 pin.

Note2 : Excludes pull-up input pins.

Note3 : The IO<sub>4</sub> to IO<sub>7</sub> and ~SERVICE pins have programmable pull-ups. ~RESET has a fixed pull-up.

ITEM		SYMBOL	TYP.	MAX	UNIT
Operating Mode Current Consumption	10 MHz Clock	IDD (OP)	18	30	mA
	5 MHz Clock		10	15	
	2.5 MHz Clock		5	8	
	1.25 MHz Clock		2.5	5	
	0.625 MHz Clock		1.5	3	
Sleep Mode Current Consumption		I <sub>DD (SLP)</sub>	18	100	μA

Note: Test conditions for current dissipation

 $V_{DD}$ =5V, all output=with no load, all input=0.2V or below or  $V_{DD}$ =0.2V, programmable pull-up=off, crystal oscillator clock input, differential receiver disabled.

The current value ( typ. ) is a typical value when Ta=25°C.

The current value ( max ) applies to the rated temperature range at  $V_{DD}$ =5.5V.

 $200\mu A$  ( typ. ) to  $600\mu A$  ( max ) is added to the current of the differential receiver when the receiver is enabled.

The differential receiver is enabled by either of the following conditions :

- When the Neuron chip is in Run mode and the communication ports are in Differential mode.
- When the Neuron chip is in Sleep mode, the communication ports are in Differential mode, and the Comm Port Wakeup is not masked.

# <u>TOSHIBA</u>


- Echelon, Neuron, LON, LonTalk, LonBuilder, NodeBuilder, L<sub>ON</sub>W<sub>ORKS</sub>, 3150, 3120 and LonManager are the registered trade marks of America's Echelon Inc.
- The Neuron Chip is manufactured by Toshiba under license from Echelon Corporation, USA. A licensing agreement between the customer and Echelon Corporation must be concluded before purchasing any of the neuron chip products.
- The Neuron chip itself does not include the I<sup>2</sup>C object function. You need the "I<sup>2</sup>C Library" deliveried by Echelon.

The Neuron chip and the I<sup>2</sup>C Library do not convey nor imply a right under any I<sup>2</sup>C patent rights of Philips Electronics N.V. ("Philips") to make, use or sell any product employing such patent rights. Please refer all questions with respect to I<sup>2</sup>C patents and licenses to Philips at:

Mr. Gert-Jan Hessenlmann Corporate Intellectual Property Philips International B.V. Prof. Holstlaan 6 Building WAH 1-100 P.O. Box 220 5600 AE, Eindhoven, The Netherlands Phone : +31 40 274 32 61 Fax : +31 40 274 34 89 E-mail: Gert.Jan.Hesselmann@philips.com.

#### PACKAGE DIMENSONS

QFP64-P-1414-0.80C



### **TOSHIBA**

UNIT: mm

