- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)


description

The SN54LVC04A hex inverter contains six independent inverters designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVC04A hex inverter contains six independent inverters designed for 1.65-V to 3.6-V V_{CC} operation.


The 'LVC04A devices perform the Boolean function $Y = \overline{A}$.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

SN54LVC04A . . . J OR W PACKAGE SN74LVC04A . . . D, DB, NS, OR PW PACKAGE (TOP VIEW)



SN54LVC04A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - D	Tube	SN74LVC04AD	LVC04A
	3010 - D	Tape and reel	SN74LVC04ADR	LVC04A
–40°C to 85°C	SOP - NS	Tape and reel	SN74LVC04ANSR	LVC04A
	SSOP – DB	Tape and reel	SN74LVC04ADBR	LC04A
	TSSOP – PW	Tape and reel	SN74LVC04APWR	LC04A
	CDIP – J	Tube	SNJ54LVC04AJ	SNJ54LVC04AJ
–55°C to 125°C	CFP – W	Tube	SNJ54LVC04AW	SNJ54LVC04AW
	LCCC – FK	Tube	SNJ54LVC04AFK	SNJ54LVC04AFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each inverter)

(000011111011011)						
INPUT	OUTPUT					
Α	Υ					
Н	L					
L	Н					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic diagram, each inverter (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)		–0.5 V to 6.5 V
Output voltage range, V _O (see Notes 1 and 2)		0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)		
Output clamp current, I_{OK} ($V_O < 0$)		
Continuous output current, Io		
Continuous current through V _{CC} or GND		±100 mA
Package thermal impedance, θ _{JA} (see Note 3)		
, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	DB package	96°C/W
	NS package	76°C/W
	PW package	113°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			SN54L	/C04A	SN74L	VC04A	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vac	Supply voltage	Operating	2	3.6	1.65	3.6	V
Vcc	Supply voltage	Data retention only	1.5		1.5		V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$			$0.65 \times V_{CC}$		
٧ıH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$				0.35 × V _{CC}	
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$				0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		0.8	
٧ _I	Input voltage		0	5.5	0	5.5	V
Vo	Output voltage		0	VCC	0	Vcc	V
		V _{CC} = 1.65 V				-4	
	High lovel output ourrant	$V_{CC} = 2.3 \text{ V}$				-8	4
ЮН	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12		-12	mA
		V _{CC} = 3 V		-24		-24	
		V _{CC} = 1.65 V				4	
la.	Low lovel output ourropt	$V_{CC} = 2.3 \text{ V}$				8	
IOL	Low-level output current	V _{CC} = 2.7 V		12		12	mA
		VCC = 3 V		24		24	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMPLIANS	.,	SN	SN54LVC04A			SN74LVC04A		
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	TYP [†]	MAX	UNIT
	1004	1.65 V to 3.6 V				V _{CC} -0.	.2		
	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0	.2					
	I _{OH} = -4 mA	1.65 V				1.2			
Voн	I _{OH} = -8 mA	2.3 V				1.7			V
	10 m A	2.7 V	2.2			2.2			
	I _{OH} = -12 mA	3 V	2.4			2.4			
	I _{OH} = -24 mA	3 V	2.2			2.2			
	La 100 uA	1.65 V to 3.6 V						0.2	
	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2				
\/o.	I _{OL} = 4 mA	1.65 V						0.45	V
VOL	I _{OL} = 8 mA	2.3 V						0.7	V
	I _{OL} = 12 mA	2.7 V			0.4			0.4	
	I _{OL} = 24 mA	3 V			0.55			0.55	
lį	V _I = 5.5 V or GND	3.6 V			±5			±5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			10			10	μΑ
ΔlCC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500			500	μΑ
C _i	$V_I = V_{CC}$ or GND	3.3 V		5			5		pF

 $[\]dagger$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				SN54LV		VC04A			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.7 V		$V_{CC} = 2.7 \text{ V}$ $V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$		V _{CC} = 2.7 V V _{CC} = ± 0.3		UNIT
			MIN	MAX	MIN	MAX			
t _{pd}	A	Y		5.5	0.5	4.5	ns		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


					SN74L	VC04A				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V	V _{CC} = 2.5 V ± 0.2 V		.5 V V V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Α	Y	13.5	1	7.5		5.5	1	4.5	ns
t _{sk(o)}									1	ns

operating characteristics, T_A = 25°C

,		PARAMETER	TEST	V _{CC} = 1.8 V	V _{CC} = 2.5 V	VCC = 3.3 V	UNIT
		FARAMETER	CONDITIONS	TYP	TYP	5 V V _{CC} = 3.3 V TYP 8	ONII
I	C _{pd}	Power dissipation capacitance per inverter	f = 10 MHz	6	7	8	pF




PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

LOAD CIRCUIT

.,	INPUTS		.,	.,		_	.,
vcc	٧ _I	t _r /t _f	VM	VLOAD	CL	RL	$v_{\scriptscriptstyle\Delta}$
1.8 V \pm 0.15 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤ 2 ns	V _{CC} /2	2×VCC	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated