

# CD4094B Types

DATA

CLOCK

8-STAGE

SHIF T REGISTER

8-611

REGISTE

IJ

3-STATE

Л

(TERMINALS 4, 5, 6, 7, 14, 13, 12, 11, RESPECTIVELY) 9205 - 24564Ri

FUNCTIONAL DIAGRAM

-OUTPUT ENABLE

9205 25642

16 VDD

15

14 - 05

13 - 96

12 - 07

10

- 08

- º's

0

OUTPUTS Q

PARALLEL

# CMOS 8-Stage Shift-and-Store **Bus Register**

High-Voltage Types (20-Volt Rating)

CD4094B is an 8-stage serial shift register having a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the STROBE input is high. Data in the storage register appears at the outputs whenever the OUTPUT-ENABLE signal is high.

Two serial outputs are available for cascading a number of CD4094B devices. Data is available at the OS serial output terminal on positive clock edges to allow for high-speed operation in cascaded systems in which the clock rise time is fast. The same serial infor mation, available at the  $\Omega'_S$  terminal on the next negative clock edge, provides a means for cascading CD4094B devices when the clock rise time is slow.

The CD4094B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic package (E suffix), 16-lead small-outline package (NSR suffix), and in chip form (H suffix).

#### Features:

- 3-state parallel outputs for connection to common bus Separate serial outputs synchronous to both positive
- and negative clock edges for cascading
- Medium speed operation -- 5 MHz at 10 V (typ.) Standardized, symmetrical output characteristics
- 100% tested for guiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package temperature range): 1 V at V<sub>DD</sub> = 5 V 2 V at V<sub>DD</sub> = 10 V
- 2.5 V at V<sub>DD</sub> = 15 V 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices'

#### Applications:

- Serial-to-parallel data conversion
- Remote control holding register



STROBE

DATA

CLOCK-

۹ı


Q2

03.

04

vss

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	-0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5V to Vpp +0.5V
DC INPUT CURRENT, ANY ONE INPUT	+10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -55°C to +100°C	
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$	Derate Linearity at 12mW/ <sup>0</sup> C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	· · · · · · · · · · · · · · · · · · ·
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package)	Types)
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tstg)	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s ma	ax+265°C






Fig. 3 — Timing diagram.

**RECOMMENDED OPERATING CONDITIONS** at  $T_A = 25^{\circ}C$ , Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	VDD	Lif			
CHARACTERISTIC	(V)	MIN.	MAX.	UNITS	
Supply-Voltage Range (For TA=Full Package-Temperature Range)		3	18	V	
Data Setup Time, ts	5	125	_	1	
	10	55	— ·	ns	
	15	35	-	1	
	5	200	_		
Clock Pulse Width, tw	10	100	-	ns	
	15	83	-		
	5		1.25		
Clock Input Frequency, fcL	10	dc	2.5	MHz	
	15		3		
Clock Input Rise or Fall time,	5		15		
t <sub>r</sub> CL, t <sub>f</sub> CL:*	10 15		5 5	μs	
	5	200	-	Ι	
Strobe Pulse Width, tw	10	80	-	ns	
	15	70	- 1		

\*If more than one unit is cascaded trCL (for Q<sub>5</sub> only) should be made less than or equal to the sum of the fixed propagation delay at 50 pF and the transition time of the output driving stage for the estimated capacitive load.





Fig. 5 – Minimum output low (sink) current characteristics.








Fig. 6 — Typical output high (source) current characteristics.






3


COMMERCIAL CMOS HIGH VOLTAGE ICs


Fig. 7 — Minimum output high (source) current characteristics.




### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							
ISTIC	Vo	VIN	VDD	· · · · · · · · · · · · · · · · · · ·				+25			
	. (V)	(V)	(v)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device Current, IDD Max.	-	0,5	5	5	5	150	150	-	0.04	5	
	_	0,10	10	10	10	300	300	-	0.04	-10	μA
		0,15	15	20	20	600	600	-	0.04	20	ι μ <b>Α</b>
	-	0,20	20	100	100	3000	3000	- '	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current IOL Min.	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	·	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	- 1	-	mA
(Source) Current, IOH Min.	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	- 3.2		1
	9,5	0,10	1.0	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		
Output Voltage: Low-Level,	-	0,5	5	1.2	0	.05		_	0	0.05	
	<u> </u>	0,10	10		0	.05		- ,	Ö	0.05	
VOL Max.	-	0,15	15	0.05			- :	Ó	0.05	v	
Output Voltage:	-	0,5	5		4	.95		4.95	5	-	v
		0,10	10	9.95 9.95				9.95	10	-	· • ·
VOH Min.	-	0,15	15	14.95				14.95	15	-	
High-Level, VOH Min. Input Low Voltage, VIL Max.	0.5, 4.5	-	5	1.5 1.5					1.5		
	1, 9	-	10	3					-	3	
	1.5,13.5	-	15	4					—	4	
Input High Voltage,	0.5, 4.5	-	5			3.5		3.5	—	-	V
	1, 9	_	10	7				7		<u> </u>	
VIH Min.	1.5,13.5	-	15	11				11	<b>-</b>	-	
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μA
3 State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12		±10 <sup>4</sup>	±0.4	μA







## **DYNAMIC ELECTRICAL CHARACTERISTICS**

At  $T_A=25^{\circ}C$ ; Input  $t_r$ ,  $t_f = 20 \text{ ns}$ ,  $C_L = 50 \text{ pF}$ ,  $R_L = 200 \text{ k}\Omega$ 

CHARACTERISTIC	VDD		UNITS			
	(V)	MIN.	TYP.	MAX.		
Propagation Delay Time,	· · · · · · · · · · · · · · · · · · ·			1		
tPHL, tPLH	5		300	600		
Clock to Serial Output Q <sub>S</sub>	10	-	125	250		
CIOCK to Senar Output US	15		95	190 ···	'ns	
	5	-	230	460		
Clock to Serial Output Q'S	10	-	110	220	ns	
	15	-	75	150		
	5	-	420	840		
Clock to Parallel Output	10	-	195	390	ns	
•	15	-	135	270		
	- 5	_	290	580		
Strobe to Parallel Output	10	-	145	290	ns	
	15		100	200		
Output Enable to Parallel	5	-	140	280		
Output:	10	-	60	120	ns	
<sup>t</sup> PHZ <sup>, t</sup> PZH	15	-	45	90 `	· · · ·	
	5	_	100	200		
<sup>t</sup> PLZ <sup>, t</sup> PZL	10	-	50	100	ns	
	15		40	80		
Minimum Strobe Pulse	5	-	100	200		
Width, tw	10	-	. 40	80	ns	
	15	-	35	70		
Minimum Clock Pulse	5	-	100	200		
Width, tw	10	-	50	100	ns	
······	15	<u> </u>	40	83		
Minimum Data Setup	5	-	60	125		
Time, t <sub>S</sub>	10	-	30	55	ns	
	15	-	20	35		
Transition Time;	5	-	100	200		
THL, TLH	10	- '	50	100	ាទ	
	15	-	40	80		
Maximum Clock Input Rise	5 10	15 5	-	_	μs	
or Fall Time, t <sub>r</sub> CL, t <sub>f</sub> CL	15	5		_	μο	
Maximum Clock Input	5	1.25	2.5		-	
Frequency, fcL	10	2.5	. 5		MH:	
	15	3	6	-		
Input Capacitance CIN	_	_	5	7.5	pF	
(Any Input)		1 .			hi	






Fig. 16 – Dynamic power dissipation vs input clock frequency.



3

COMMERCIAL CMOS HIGH VOLTAGE ICS

Fig. 17 - Quiescent device current test circuit.



∳ Vss TEST ANY COMBINATION 92C5-27441R

Fig. 18 - Input voltage test circuit.





Fig. 19 - Input current test circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .



Dimensions and Pad Layout for CD4094B Chip.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated