

Data sheet acquired from Harris Semiconductor SCHS047F

August 1998 - Revised January 2003

Features

- Wide Range of Digital and Analog Signal Levels
- Low ON Resistance, 125Ω (Typ) Over 15V_{P-P} Signal Input Range for V_{DD}-V_{EE} = 18V
- High OFF Resistance, Channel Leakage of ±100pA (Typ) at V_{DD}-V_{FF} = 18V
- Logic-Level Conversion for Digital Addressing Signals of 3V to 20V (V_{DD}-V_{SS} = 3V to 20V) to Switch Analog Signals to 20V_{P-P} (V_{DD}-V_{EE} = 20V)
- Matched Switch Characteristics, $r_{ON} = 5\Omega$ (Typ) for V_{DD} - $V_{EE} = 15V$
- Very Low Quiescent Power Dissipation Under All Digital-Control Input and Supply Conditions, 0.2μW (Typ) at V_{DD}-V_{SS} = V_{DD}-V_{EE} = 10V
- · Binary Address Decoding on Chip
- 5V, 10V, and 15V Parametric Ratings
- 100% Tested for Quiescent Current at 20V
- Maximum Input Current of 1μA at 18V Over Full Package Temperature Range, 100nA at 18V and 25°C
- Break-Before-Make Switching Eliminates Channel Overlap

Applications

- Analog and Digital Multiplexing and Demultiplexing
- · A/D and D/A Conversion
- · Signal Gating

CMOS Analog Multiplexers/Demultiplexers with Logic Level Conversion

The CD4051B, CD4052B, and CD4053B analog multiplexers are digitally-controlled analog switches having low ON impedance and very low OFF leakage current. Control of analog signals up to $20V_{P-P}$ can be achieved by digital signal amplitudes of 4.5V to 20V (if V_{DD} - V_{SS} = 3V, a V_{DD} - V_{EE} of up to 13V can be controlled; for V_{DD} - V_{EE} level differences above 13V, a V_{DD} - V_{SS} of at least 4.5V is required). For example, if V_{DD} = +4.5V, V_{SS} = 0V, and V_{EE} = -13.5V, analog signals from -13.5V to +4.5V can be controlled by digital inputs of 0V to 5V. These multiplexer circuits dissipate extremely low quiescent power over the full V_{DD} - V_{SS} and V_{DD} - V_{EE} supply-voltage ranges, independent of the logic state of the control signals. When a logic "1" is present at the inhibit input terminal, all channels are off.

The CD4051B is a single 8-Channel multiplexer having three binary control inputs, A, B, and C, and an inhibit input. The three binary signals select 1 of 8 channels to be turned on, and connect one of the 8 inputs to the output.

The CD4052B is a differential 4-Channel multiplexer having two binary control inputs, A and B, and an inhibit input. The two binary input signals select 1 of 4 pairs of channels to be turned on and connect the analog inputs to the outputs.

The CD4053B is a triple 2-Channel multiplexer having three separate digital control inputs, A, B, and C, and an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole, double-throw configuration.


When these devices are used as demultiplexers, the "CHANNEL IN/OUT" terminals are the outputs and the "COMMON OUT/IN" terminals are the inputs.

Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD4051BF3A, CD4052BF3A, CD4053BF3A	-55 to 125	16 Ld CERAMIC DIP
CD4051BE, CD4052BE, CD4053BE	-55 to 125	16 Ld PDIP
CD4051BM, CD4051BM96 CD4052BM, CD4052BM96, CD4053BM, CD4053BM96	-55 to 125	16 Ld SOIC
CD4051BNSR, CD4052BNSR, CD4053BNSR	-55 to 125	16 Ld SOP
CD4051BPW, CD4051BPWR, CD4052BPW, CD4052BPWR CD4053BPW, CD4053BPWR	-55 to 125	16 Ld TSSOP

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel.

Pinouts




Functional Block Diagrams




†All inputs are protected by standard CMOS protection network.

Functional Block Diagrams (Continued)

CD4052B



CD4053B



TRUTH TABLES

I	NPUT STATES						
INHIBIT	СВ		Α	"ON" CHANNEL(S)			
CD4051B							
0	0	0	0	0			
0	0	0	1	1			
0	0	1	0	2			
0	0	1	1	3			
0	1	0	0	4			
0	1	0	1	5			
0	1	1	0	6			
0	1	1	1	7			
1	х х		Х	None			
CD4052B							
INHIBIT	В		Α				
0	()	0	0x, 0y			
0)	1	1x, 1y			
0		1	0	2x, 2y			
0	1		1	3x, 3y			
1	X		Х	None			
CD4053B							
INHIBIT	A OR B OR C						
0	0			ax or bx or cx			
0		1		ay or by or cy			
1		Х		None			

X = Don't Care

Absolute Maximum Ratings Supply Voltage (V+ to V-) Voltages Referenced to V_{SS} Terminal

Operating Conditions

	Temperature Range		-55°C to 125°C
--	-------------------	--	----------------

Thermal Information

Package Thermal Impedance, θ _{JA} (see Note 1):
PDIP package 67°C/W
SOIC package
SOP package
TSSOP package 108°C/W
Maximum Junction Temperature (Ceramic Package)
Maximum Junction Temperature (Plastic Package)150°C
Maximum Storage Temperature Range65°C to 150°C
Maximum Lead Temperature (Soldering 10s)
(SOIC - Lead Tips Only)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE

1. The package thermal impedance is calculated in accordance with JESD 51-7.

Electrical Specifications Common Conditions Here: If Whole Table is For the Full Temp. Range, $V_{SUPPLY} = \pm 5V$, $A_V = +1$, $R_L = 100\Omega$, Unless Otherwise Specified (Note 3)

	CONDITIONS				LIMITS AT INDICATED TEMPERATURES (°C)							
										25		
PARAMETER	V _{IS} (V)	V _{EE} (V)	V _{SS} (V)	V _{DD} (V)	-55	-40	85	125	MIN	TYP	MAX	UNITS
SIGNAL INPUTS (V _{IS}) AI	ND OUTPUT	S (V _{OS})										
Quiescent Device	-	-	-	5	5	5	150	150	-	0.04	5	μΑ
Current, I _{DD} Max	-	-	-	10	10	10	300	300	-	0.04	10	μА
	-	-	-	15	20	20	600	600	-	0.04	20	μА
	-	-	-	20	100	100	3000	3000	-	0.08	100	μА
Drain to Source ON	-	0	0	5	800	850	1200	1300	-	470	1050	Ω
Resistance r_{ON} Max $0 \le V_{IS} \le V_{DD}$	-	0	0	10	310	330	520	550	-	180	400	Ω
	-	0	0	15	200	210	300	320	-	125	240	Ω
Change in ON	-	0	0	5	-	-	-	-	-	15	-	Ω
Resistance (Between Any Two Channels),	-	0	0	10	-	-	-	-	-	10	-	Ω
Δr _{ON}	-	0	0	15	-	-	-	-	-	5	-	Ω
OFF Channel Leakage Current: Any Channel OFF (Max) or ALL Channels OFF (Common OUT/IN) (Max)	-	0	0	18	±100 (Note 2)	±1000	(Note 2)	-	±0.01	±100 (Note 2)	nA
Capacitance: Input, C _{IS}	-	-5	5-	5	-	_	-	-	-	5	-	pF
Output, C _{OS} CD4051					-	-	-	-	-	30	-	pF
CD4052					-	-	-	-	-	18	-	pF
CD4053					-	-	-	-	-	9	-	pF
Feedthrough C _{IOS}					-	-	-	-	-	0.2	-	pF
Propagation Delay Time	V _{DD}	R _L = 200		5	-	-	-	-	-	30	60	ns
(Signal Input to Output		$C_{L} = 50p$ $t_{r}, t_{f} = 20$		10	-	-	-	-	-	15	30	ns
	- -	η, η – 20		15	-	-	-	-	-	10	20	ns

Electrical Specifications

Common Conditions Here: If Whole Table is For the Full Temp. Range, V_{SUPPLY} = $\pm5V$, A_V = +1, R_L = 100 Ω , Unless Otherwise Specified **(Continued)** (Note 3)

	CONDITIONS					LIMITS AT INDICATED TEMPERATURES (°C)							
										25			
PARAMETER	V _{IS} (V)	V _{EE} (V)	V _{SS} (V)	V _{DD} (V)	-55	-40	85	125	MIN	TYP	MAX	UNITS	
CONTROL (ADDRESS	OR INHIBIT),	v _C	•			•						•	
Input Low Voltage, V _{IL} ,	$V_{IL} = V_{DD}$	V _{EE} = V _S		5	1.5	1.5	1.5	1.5	-	-	1.5	V	
Max	through 1kΩ;	$R_L = 1k\Omega$ $I_{IS} < 2\mu A$	to V _{SS} , on All	10	3	3	3	3	-	-	3	V	
	$V_{IH} = V_{DD}$	OFF Cha		15	4	4	4	4	-	-	4	V	
Input High Voltage, V _{IH} ,	- through 1kΩ			5	3.5	3.5	3.5	3.5	3.5	-	-	V	
Min				10	7	7	7	7	7	-	-	V	
				15	11	11	11	11	11	-	-	V	
Input Current, I _{IN} (Max)	V _{IN} = 0, 18			18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μА	
Propagation Delay Time:													
Address-to-Signal	$t_{\rm r}, t_{\rm f} = 20 {\rm ns},$	0	0	5	-	-	-	-	-	450	720	ns	
		0	0	10	-	-	-	-	-	160	320	ns	
		0	0	15	-	-	-	-	-	120	240	ns	
		-5	0	5	-	-	-	-	-	225	450	ns	
Propagation Delay Time:													
Inhibit-to-Signal OUT	$t_{\rm r}, t_{\rm f} = 20 {\rm ns},$	0	0	5	-	-	-	-	-	400	720	ns	
(Channel Turning ON) See Figure 11	$C_L = 50 pF,$ $R_L = 1 k\Omega$	0	0	10	-	-	-	-	-	160	320	ns	
		0	0	15	-	-	-	-	-	120	240	ns	
		-10	0	5	-	-	-	-	-	200	400	ns	
Propagation Delay Time:													
Inhibit-to-Signal OUT	$t_{\rm r}, t_{\rm f} = 20 {\rm ns},$	0	0	5	-	-	-	-	-	200	450	ns	
(Channel Turning OFF) See Figure 15	$C_L = 50 pF,$ $R_L = 10 k\Omega$	0	0	10	-	-	-	-	-	90	210	ns	
		0	0	15	-	-	-	-	-	70	160	ns	
		-10	0	5	-	-	-	-	-	130	300	ns	
Input Capacitance, C _{IN} (Any Address or Inhibit Input)					-	-	-	-	-	5	7.5	pF	

NOTE:

Electrical Specifications

		TEST CONDITIONS					
PARAMETER	V _{IS} (V)	V _{DD} (V)	$R_L(k\Omega)$			TYP	UNITS
Cutoff (-3dB) Frequency Chan-	5 (Note 3)	10	1	V _{OS} at Common OUT/IN	CD4053	30	MHz
nel ON (Sine Wave Input)	V _{EE} = V _{SS} ,				CD4052	25	MHz
	$20Log \frac{V_{OS}}{V_{IS}} = -3dB$		ldB		CD4051	20	MHz
ZOLOG VIS			V _{OS} at Any Channel		60	MHz	

^{2.} Determined by minimum feasible leakage measurement for automatic testing.

Electrical Specifications

	TEST CONDITIONS						LIMITS	
PARAMETER	V _{IS} (V)	V _{DD} (V)	R_L (k Ω)				TYP	UNITS
Total Harmonic Distortion, THD	2 (Note 3)	5	10				0.3	%
	3 (Note 3)	10					0.2	%
	5 (Note 3)	15					0.12	%
	V _{EE} = V _{SS} ,	f _{IS} = 1kHz S	Sine Wave					%
-40dB Feedthrough Frequency	5 (Note 3)	10	1	V _{OS} at Common OUT	Γ/ΙΝ	CD4053	8	MHz
(All Channels OFF)	V _{EE} = V _{SS} ,	= V _{SS} ,				CD4052	10	MHz
	20L	$og \frac{V_{OS}}{V_{IS}} = -$	40dB	CD4051		12	MHz	
	v IS			V _{OS} at Any Channel			8	MHz
-40dB Signal Crosstalk	5 (Note 3)	10	1	Between Any 2 Channels			3	MHz
Frequency	V _{EE} = V _{SS} ,	$V_{EE} = V_{SS},$ $20 \text{Log} \frac{V_{OS}}{V_{IS}} = -40 \text{dB}$		Between Sections, Measured on Common			6	MHz
	20L			CD4052 Only Measure nel		Measured on Any Chan- nel		MHz
				Between Any Two	In Pin 2, Out Pin 14		2.5	MHz
				Sections, CD4053 Only	In Pin 15, O	ut Pin 14	6	MHz
Address-or-Inhibit-to-Signal Crosstalk	-	10	10 (Note 4)				65	mV _{PEAK}
	V _{EE} = 0, V _S ; = V _{DD} - V _S ;						65	mV _{PEAK}

NOTES:

3. Peak-to-Peak voltage symmetrical about $\frac{V_{DD} - V_{EE}}{2}$

4. Both ends of channel.

Typical Performance Curves




FIGURE 1. CHANNEL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES)




FIGURE 2. CHANNEL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES)

Typical Performance Curves (Continued)




FIGURE 3. CHANNEL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES)




FIGURE 5. ON CHARACTERISTICS FOR 1 OF 8 CHANNELS (CD4051B)




FIGURE 7. DYNAMIC POWER DISSIPATION vs SWITCHING FREQUENCY (CD4052B)




FIGURE 4. CHANNEL ON RESISTANCE VS INPUT SIGNAL VOLTAGE (ALL TYPES)




FIGURE 6. DYNAMIC POWER DISSIPATION vs SWITCHING FREQUENCY (CD4051B)





FIGURE 8. DYNAMIC POWER DISSIPATION vs SWITCHING FREQUENCY (CD4053B)

Test Circuits and Waveforms



NOTE: The ADDRESS (digital-control inputs) and INHIBIT logic levels are: "0" = V_{SS} and "1" = V_{DD} . The analog signal (through the TG) may swing from V_{EE} to V_{DD} .

FIGURE 9. TYPICAL BIAS VOLTAGES




FIGURE 10. WAVEFORMS, CHANNEL BEING TURNED ON (RL = 1k Ω)




FIGURE 11. WAVEFORMS, CHANNEL BEING TURNED OFF ($R_L = 1 \text{k}\Omega$)




FIGURE 12. OFF CHANNEL LEAKAGE CURRENT - ANY CHANNEL OFF

Test Circuits and Waveforms (Continued)




FIGURE 13. OFF CHANNEL LEAKAGE CURRENT - ALL CHANNELS OFF




FIGURE 14. PROPAGATION DELAY - ADDRESS INPUT TO SIGNAL OUTPUT




FIGURE 15. PROPAGATION DELAY - INHIBIT INPUT TO SIGNAL OUTPUT




FIGURE 16. INPUT VOLTAGE TEST CIRCUITS (NOISE IMMUNITY)

Test Circuits and Waveforms (Continued)




FIGURE 17. QUIESCENT DEVICE CURRENT





FIGURE 18. CHANNEL ON RESISTANCE MEASUREMENT CIRCUIT






FIGURE 19. INPUT CURRENT




FIGURE 20. FEEDTHROUGH (ALL TYPES)





FIGURE 21. CROSSTALK BETWEEN ANY TWO CHANNELS (ALL TYPES)






FIGURE 22. CROSSTALK BETWEEN DUALS OR TRIPLETS (CD4052B, CD4053B)

Test Circuits and Waveforms (Continued)




FIGURE 23. TYPICAL TIME-DIVISION APPLICATION OF THE CD4052B

Special Considerations

In applications where separate power sources are used to drive V_{DD} and the signal inputs, the V_{DD} current capability should exceed V_{DD}/R_L (R_L = effective external load). This provision avoids permanent current flow or clamp action on the V_{DD} supply when power is applied or removed from the CD4051B, CD4052B or CD4053B.




FIGURE 24. 24-TO-1 MUX ADDRESSING

CD4051B.	CD4052R	CD4053R
CD4UJID.	CD4UJZD.	<i>UU4UJJD</i>

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated