

## CMOS Ripple-Carry Binary Counter/Dividers

High-Voltage Types (20-Volt Rating)

CD4020B - 14 Stage CD4024B - 7 Stage CD4040B - 12 Stage

■ CD4020B, CD4024B, and CD4040B are ripple-carry binary counters. All counter stages are master-slave flip-flops. The state of a counter advances one count on the negative transition of each input pulse; a high level on the RESET line resets the counter to its all zeros state. Schmitt trigger action on the input-pulse line permits unlimited rise and fall times. All inputs and outputs are buffered.

The CD4020B and CD4040B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline package (NSR suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).

The CD4024B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline package (NSR suffix), and in chip form (H suffix).

### MAXIMUM RATINGS, Absolute-Maximum Values:

	DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> )
-0.5V to +20V	Voltages referenced to V <sub>SS</sub> Terminal)
	INPUT VOLTAGE RANGE, ALL INPUTS
±10mA	DC INPUT CURRENT, ANY ONE INPUT
	POWER DISSIPATION PER PACKAGE (PD):
	For T <sub>A</sub> = -55 <sup>0</sup> C to +100 <sup>0</sup> C
Derate Linearity at 12mW/°C to 200mW	For $T_A = +100^{\circ}C$ to $+125^{\circ}C$
	DEVICE DISSIPATION PER OUTPUT TRANSISTOR
Types) 100mW	FOR $T_A = FULL PACKAGE-TEMPERATURE RANGE (All Pac$
	OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )
	STORAGE TEMPERATURE RANGE (Tstg)
	LEAD TEMPERATURE (DURING SOLDERING):
ax	At distance $1/16 \pm 1/32$ inch (1.59 $\pm 0.79$ mm) from case for 1

Features:

Medium-speed operation

Buffered inputs and outputs

100 nA at 18 V and 25°C

100% tested for quiescent current at 20 V

5-V, 10-V, and 15-V parametric ratings

over full package-temperature range;

Maximum input current of 1 µA at 18 V

Noise margin (over full package-tempera-

Meets all requirements of JEDEC Tentative

Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices"

Standardized, symmetrical output characteristics

1 V at V<sub>DD</sub> = 5 V

2 V at V<sub>DD</sub> = 10 V

Frequency dividers

Time-delay circuits

2.5 V at V<sub>DD</sub> = 15 V

Fully static operation

Fully static operation

Common reset


ture range):


Applications:


Timers


Control counters


### **TERMINAL ASSIGNMENTS**















# CD4020B, CD4024B, CD4040B Types


### CD4020B, CD4024B, CD4040B Types


# RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$ , Unless Otherwise Specified


For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTIC		V <sub>DD</sub>	Min.	Max.	UNITS
Supply Voltage Range (at T <sub>A</sub> = Ful Temperature Range)		3	18	, v	
Input-Pulse Frequency,	fø	5 10 15		3.5 8 12	MHz
Input-Pulse Width,	tw	5 10 15	140 60 40		ns
Input-Pulse Rise or Fall Time,	<sup>t</sup> rø, t <sub>fø</sub>	5 10 15	Unlimited		μs
Reset Pulse Width,	ŧw	5 10 15	200 80 60	_	ns
Reset Removal Time,	tREM	5 10 15	350 150 100	-	ns












### CD4020B, CD4024B, CD4040B Types

4

#### **STATIC ELECTRICAL CHARACTERISTICS**

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES ( <sup>o</sup> C)							
ISTIC	Vo	VIN	VDD	·····			+25			UNITS	
	(V)	(V)	(V)	-56	-40	+85	+125	Min,	Тур.	Max.	
Quiescent Device	_	0,5	5	5	5	150	150	÷	0.04	5	
Current,	_	0,10	10	10	10	300	300	-	0.04	10	
IDD Max.	-	0,15	15	20	20	600	600	-	0.04	20	μΑ
		0,20	20	100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	.1.1	0.9	1.3	2.6		
IOL Min.	1.5	0,15	15.	4.2	4	2.8	2.4	34	6.8	- :	
Output High	4.6	0,5	. 5 -	-0.64	-0.61	-0.42	-0.36	-0.51	1	-	mA
(Source)	2.5	0,5	5	2	-1.8	-1.3	-1.15	-1.6	-3.2	-	1 1
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9 <sup>.</sup>	-1.3	-2.6	-	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:		0,5	5	0.05				-	0	0.05	
Low-Level, VOL Max.	_	0,10	10	0,05				-	0	0.05	-
	-	0,15	15	0.05				-	0	0.05	
Output Voltage:	1	0,5	5	4.95				4.95	5		ľ
High-Level,	-	0,10	10	9.95				9.95	10	-	
VOH Min.	-	0,15	15	14.95				14.95	15	-	
Input Low	0.5, 4.5	-	5	1,5				1	-	1.5	
Voltage,	1, 9		10	3				-	—	3	
VIL Max.	1.5,13.5	-	15	4				-	—	4	v
Input High	0.5, 4.5	-	5	3.5			3.5	— · · ·		v	
Voltage,	1, 9	-	10	7				7		-	
VIH Min.	1.5,13.5	_ ·	15	11				11	—	-	
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μA








Fig. 9 - Typical transition time as a function of load capacitance.

- 4



Dimensions and Ped Layout for CD4020BH. Dimensions and ped layout for CD4040BH are identical.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .




Dimensions and Pad Layout for CD4024BH.

and in the second s

### DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C, Input tr, tf = 20 ns, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200 k $\Omega$

a de la composición d Composición de la comp

			LIMITS			
CHARACTERISTIC	TEST CONDITIONS	V <sub>DD</sub> (V)	Min.	Тур.	Max.	UNITS
Input-Pulse Operation						
Propagation Delay Time, $\phi$ to		5	-	180	360	
Q <sub>1</sub> Out; tpHL, tpLH		10	. —	80	160	ns
		15	—	65	130	
0 + 0 + 1		5		100	330	
Q <sub>n</sub> to Q <sub>n</sub> + 1; <sup>t</sup> PHL <sup>, t</sup> PLH		10	_	40	80	ns
		15	-	30	60	
Transition Time,		5		100	200	
tTHL, tTLH		10	-	50	100	ns
17L/1LM		15	-	40	80	
Minimum Innut Dula		5		70	140	
Minimum Input-Pulse Width, t <sub>W</sub>		10	-	30	60	ns
······································		15	-	20	40	
		5	Unlimited			
Input-Pulse Rise or Fall		10				μs
Time, t <sub>rø</sub> , t <sub>fø</sub>		15				
Maximum Input-Pulse		5	3.5	7	_	MHz
Frequency, f <sub>d</sub>		10	8	16	-	
· ·· · · · · · · · · · · · · · · · · ·		15	12	24	-	]
Input Capacitance, C <sub>I</sub>	Any Input		-	5	7.5	p۴
Reset Operation						
Propagation Delay		5	_	140	280	
Time, tpHL		10	-	60	120	ns
		15	-	50	100	
Minimum Reset Pulse		5	_	100	200	
Width, tw		10		40	80	ns
		15		30	60	l
Reset Removal Time,		5		175	350	
<sup>t</sup> REM		10	-	75	150	ns
r 1 🗠 (V)		15	-	50	100	








Fig. 12 – Dynamic power dissipation test circuit for CD4020B.





Voc INPUTS OUTPUTS ↓ vss TEST ANY COMBINATION OF INPUTS 92CS-27441R1




Fig. 15 - Input current test circuit.

COMMERCIAL CMOS HIGH VOLTAGE IC8

3

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated