

SCHS021B – Revised May 2002

CMOS NAND GATES

High-Voltage Types (20-Volt Rating)

Quad 2 Input – CD4011B Dual 4 Input – CD4012B Triple 3 Input – CD4023B

■ CD4011B, CD4012B, and CD4023B NAND gates provide the system designer with direct implementation of the NAND function and supplement the existing family of CMOS gates. All inputs and outputs are buffered.


The CD4011B, CD4012B, and CD4023B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead dual-in-line small-outline plastic package (M suffix), thin shrink small-outline package (PWR suffix), 14-lead small-outline package (NSR suffix), and in chip form (H suffix).

Features:


- Propagation delay time = 60 ns (typ.) at CL = 50 pF, VDD = 10 V
- Buffered inputs and outputs
- Standardized symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Noise margin (over full package temperature range:

1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V

- 2.5 V at V_{DD} = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of "B" Series CMOS Devices"



CD4011B, CD4012B, CD4023B Types



MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE (Voc)


| | DC SUPPLY-VOLTAGE HANGE, (VDD) |
|---|---|
| | Voltages referenced to VSS Terminal) |
| | |
| | |
| | POWER DISSIPATION PER PACKAGE (PD): |
| | For T _A = -55°C to +100°C |
| Derate Linearity at 12mW/ ^o C to 200mW | For $T_A = +100^{\circ}C$ to $+125^{\circ}C$ |
| ror in the second se | DEVICE DISSIPATION PER OUTPUT TRANSIST |
| RANGE (All Package Types) 100mW | FOR TA = FULL PACKAGE-TEMPERATURE R |
| | OPERATING-TEMPERATURE RANGE (TA) |
| | STORAGE TEMPERATURE RANGE (Tstg) |
| | LEAD TEMPERATURE (DURING SOLDERING): |
| from case for 10s max +265 ^o C | At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) fr |
| | |


RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIM | | |
|---|------|------|-------|
| CHARACTERISTIC | MIN. | MAX. | UNITS |
| Supply Voltage Range (For T _A = Full Package Temperature Range) | 3 | 18 | v |


TERMINAL ASSIGNMENTS






STATIC ELECTRICAL CHARACTERISTICS

| CHARACTER- | COND | ITION | IS | LIMITS AT INDICATED TEMPERATURES (°C) | | | | (°C) | UNITS | | |
|--|----------|-------|-----|---------------------------------------|-------|-------|-------|-------|-------|------|-----|
| ISTIC | Vo | VIN | VDD | | | | | +25 | | | |
| | (V) | (V) | (V) | 55 | 40 | +85 | +125 | Min. | Тур. | Max. | |
| Quiescent Device Current, IDD Max. | - | 0,5 | 5 | 0.25 | 0.25 | 7.5 | 7.5 | - | 0.01 | 0.25 | |
| | - | 0,10 | 10 | 0.5 | 0.5 | 15 | 15 | - | 0.01 | 0.5 | μA |
| | - | 0,15 | 15 | 1 | 1 | 30 | 30 | - ' | 0.01 | t | |
| | - | 0,20 | 20 | 5 | 5 | 150 | 150 | - | 0.02 | 5 | |
| Output Low | 0.4 | 0,5 | 5 | 0.64 | 0.61 | 0.42 | 0.36 | 0.51 | 1 | | |
| (Sink) Current IOL Min. | 0.5 | 0,10 | 10 | 1.6 | 1.5 | 1.1 | 0.9 | 1.3 | 2.6 | - | |
| | 1.5 | 0,15 | 15 | 4.2 | 4 | 2.8 | 2.4 | 3.4 | 6.8 | - | |
| Output High | 4.6 | 0,5 | 5 | -0.64 | -0.61 | -0.42 | -0.36 | -0.51 | -1 | - | mA |
| (Source) Current, IOH Min. | 2.5 | 0,5 | 5 | -2 | -1.8 | -1.3 | -1.15 | -1.6 | -3.2 | - |] |
| | 9,5 | 0,10 | 10 | -1.6 | -1.5 | -1.1 | -0.9 | -1.3 | -2.6 | | |
| | 13.5 | 0,15 | 15 | -4.2 | -4 | -2.8 | -2.4 | -3.4 | -6.8 | - | |
| Output Voltage: Low-Level, VOL Max. | - | 0,5 | 5 | 0.05 | | | | - | 0 | 0.05 | |
| | - | 0,10 | 10 | 0.05 | | | | - | 0 | 0.05 | |
| | - | 0,15 | 15 | 0.05 | | | | - | 0 | 0.05 | v |
| Output Voltage: High-Level, VOH Min. | — | 0,5 | 5 | 4.95 | | | | 4.95 | 5 | - | , · |
| | - | 0,10 | 10 | 9.95 | | | 9.95 | 10 | - | l | |
| | - | 0,15 | 15 | 14.95 | | | 14.95 | 15 | - { | 1 | |
| Input Low | 4.5 | - | 5 | | | 1.5 | | i – | — | 1.5 | |
| Voltage, VIL Max. | 9 | - | 10 | | | 3 | | - | — | 3 |] |
| | 13.5 | _ | 15 | 4 | | | - | — | 4 | | |
| Input High Voltage, VIH Min. | 0.5,4.5 | - | 5 | | | 3.5 | | 3.5 | _ | | ļ |
| | 1,9 | | 10 | | | 7 | | 7 | _ | |] |
| | 1.5,13.5 | - | 15 | | | 11 | | 11 | | - | |
| Input Current IIN Max. | | 0,18 | 18 | ±0.1 | ±0.1 | ±1 | ±1 | - | ±10-5 | ±0.1 | μА |



3

COMMERCIAL CMOS HIGH VOLTAGE ICS









Fig.3 — Typical output low (sink) current characteristics.








DRAIN-TO-SOURCE VOLTAGE (VDS)-V

characteristics.

CD4011B, CD4012B, CD4023B Types



CD4011B, CD4012B, CD4023B Types


OUTPUTS

92CS-27441R1

NY COMBINATION

INPUTS

/۱۰









¥ ∀ss


Fig. 13 - Input-voltage test circuit.



CD4011BH



CD4023BH



YDD

Vss

Fig. 14 - Input-current test circuit.

NOTE

9209-27402

NOTE: MEASURE INPUTS SEQUENTIALLY, TO BOTH VDD AND VSS CONNECT ALL UNUSED HYPUTS TO EITHER VDD OR VSS

INPUTS



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

COMMERCIAL CMOS COMMERCIAL CMOS

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated