



## 32K × 8 CMOS STATIC RAM


### 8 GENERAL DESCRIPTION

The W24257 is a slow speed, low power CMOS static RAM organized as 32768 × 8 bits that operates on a single 5-volt power supply. This device is manufactured using Winbond's high performance CMOS technology.


### FEATURES

- Low power consumption:
  - Active: 400 mW (max.)
  - Standby: 250 μW (max.) (LL-version)  
500 μW (max.) (L-version)
- Access time: 70/100 nS (max.)
- Single +5V power supply
- Fully static operation
- All inputs and outputs directly TTL compatible
- Three-state outputs
- Battery back-up operation capability
- Data retention voltage: 2V (min.)
- Available packages: 28-pin 600 mil DIP, 330 mil SOP, 300 mil skinny DIP and SOJ

### PIN CONFIGURATION



### BLOCK DIAGRAM



### PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0–A14	Address Inputs
I/O1–I/O8	Data Inputs/Outputs
$\overline{CS}$	Chip Select Input
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
VDD	Power Supply
VSS	Ground

## TRUTH TABLE

CS	OE	WE	MODE	I/O1-I/O8	VDD CURRENT
H	X	X	Not Selected	High Z	ISB, ISB1
L	H	H	Output Disable	High Z	IDD
L	L	H	Read	Data Out	IDD
L	X	L	Write	Data In	IDD

## DC CHARACTERISTICS

### Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Supply Voltage to Vss Potential	-0.5 to +7.0	V
Input/Output to Vss Potential	-0.5 to VDD +0.5	V
Allowable Power Dissipation	1.0	W
Storage Temperature	-65 to +150	°C
Operating Temperature	0 to +70	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

### Operating Characteristics

(VDD = 5V ±10%, Vss = 0V, TA = 0 to 70° C)

PARAMETER	SYM.	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Input Low Voltage	VIL	-	-0.5	-	+0.8	V	
Input High Voltage	VIH	-	+2.2	-	VDD +0.5	V	
Input Leakage Current	ILI	VIN = VSS to VDD	-2	-	+2	µA	
Output Leakage Current	ILO	VIO = VSS to VDD, CS = VIH (min.) or OE = VIH (min.) or WE = VIL (max.)	-2	-	+2	µA	
Output Low Voltage	VOL	IOL = +4.0 mA	-	-	0.4	V	
Output High Voltage	VOH	IOH = -1.0 mA	2.4	-	-	V	
Operating Power	IDD	CS = VIL (min.), I/O = 0 mA	70	-	-	mA	
Supply Current		Cycle = min., Duty = 100%	100	-	-	mA	
Standby Power Supply Current	ISB	CS = VIH (min.) Cycle = min., Duty = 100%	-	-	3	mA	
	ISB1	CS ≥ VDD -0.2V	LL	-	-	50	µA
			L	-	-	100	µA

Note: Typical characteristics are at VDD = 5V, TA = 25° C.



**CAPACITANCE**

(V<sub>DD</sub> = 5V, T<sub>A</sub> = 25° C, f = 1 MHz)

PARAMETER	SYM.	CONDITIONS	MAX.	UNIT
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V	6	pF
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>OUT</sub> = 0V	8	pF


Note: These parameters are sampled but not 100% tested.

**AC CHARACTERISTICS**

**AC Test Conditions**

PARAMETER	CONDITIONS
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	5 nS
Input and Output Timing Reference Level	1.5V
Output Load	C <sub>L</sub> = 100 pF, I <sub>OH</sub> /I <sub>OL</sub> = -1 mA/4 mA

**AC Test Loads and Waveform**





AC Characteristics, continued

(V<sub>DD</sub> = 5V ±10%, V<sub>SS</sub> = 0V, T<sub>A</sub> = 0 to 70° C)**Read Cycle**

PARAMETER	SYM.	W24257-70		W24257-10		UNIT
		MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	TRC	70	-	100	-	nS
Address Access Time	TAA	-	70	-	100	nS
Chip Select Access Time	TACS	-	70	-	100	nS
Output Enable to Output Valid	TAOE	-	35	-	50	nS
Chip Selection to Output in Low Z	TCLZ*	10	-	10	-	nS
Output Enable to Output in Low Z	TOLZ*	5	-	5	-	nS
Chip Deselection to Output in High Z	TCHZ*	-	30	-	35	nS
Output Disable to Output in High Z	TOHZ*	-	30	-	35	nS
Output Hold from Address Change	TOH	10	-	10	-	nS

\* These parameters are sampled but not 100% tested

**Write Cycle**


PARAMETER	SYM.	W24257-70		W24257-10		UNIT
		MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	TWC	70	-	100	-	nS
Chip Selection to End of Write	TCW	60	-	80	-	nS
Address Valid to End of Write	TAW	60	-	80	-	nS
Address Setup Time	TAS	0	-	0	-	nS
Write Pulse Width	TWP	45	-	60	-	nS
Write Recovery Time	$\overline{CS}$ , $\overline{WE}$ TWR	0	-	0	-	nS
Data Valid to End of Write	TDW	30	-	40	-	nS
Data Hold from End of Write	TDH	0	-	0	-	nS
Write to Output in High Z	TWHZ*	-	30	-	30	nS
Output Disable to Output in High Z	TOHZ*	-	30	-	30	nS
Output Active from End of Write	Tow	0	-	0	-	nS

\* These parameters are sampled but not 100% tested

**TIMING WAVEFORMS**


**Read Cycle 1**

(Address Controlled)




**Read Cycle 2**

(Chip Select Controlled)




**Read Cycle 3**

(Output Enable Controlled)




Timing Waveforms, continued

**Write Cycle 1**



**Write Cycle 2**

(OE = V<sub>IL</sub> Fixed)



Notes:

1. During this period, I/O pins are in the output state, so input signals of opposite phase to the outputs should not be applied.
2. The data output from DOUT are the same as the data written to DIN during the write cycle.
3. DOUT provides the read data for the next address.
4. Transition is measured  $\pm 500$  mV from steady state with  $C_L = 5$  pF. This parameter is guaranteed but not 100% tested.




## DATA RETENTION CHARACTERISTICS

(TA = 0 to 70° C)

PARAMETER	SYM.	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
VDD for Data Retention	VDR	$\overline{CS} \geq V_{DD} - 0.2V$	2.0	-	-	V	
Data Retention Current	IDD <sub>DR</sub>	$\overline{CS} \geq V_{DD} - 0.2V$	LL	-	-	20	$\mu A$
		$V_{DD} = 3V$	L	-	-	50	$\mu A$
Chip Deselect to Data Retention Time	T <sub>CDR</sub>	See data retention waveform	0	-	-	nS	
Operation Recovery Time	T <sub>R</sub>	See data retention waveform	T <sub>RC</sub> *	-	-	nS	

T<sub>RC</sub>\* = Read Cycle Time

## DATA RETENTION WAVEFORM




## ORDERING INFORMATION

PART NO.	ACCESS TIME (nS)	OPERATING CURRENT MAX. (mA)	STANDBY CURRENT MAX. (mA)	PACKAGE
W24257-70LL	70	80	50	600 mil DIP
W24257-70L	70	80	100	600 mil DIP
W24257-10L	100	70	100	600 mil DIP
W24257S-70LL	70	80	50	330 mil SOP
W24257S-70L	70	80	100	330 mil SOP
W24257S-10L	100	70	100	330 mil SOP
W24257K-70LL	70	80	50	300 mil Skinny
W24257K-70L	70	80	100	300 mil Skinny
W24257K-10L	100	70	100	300 mil Skinny
W24257J-70LL	70	80	50	300 mil SOJ
W24257J-70L	70	80	100	300 mil SOJ
W24257J-10L	100	70	100	300 mil SOJ

### Notes:

- Winbond reserves the right to make changes to its products without prior notice.
- Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

**BONDING PAD DIAGRAM**




PAD NO.	X	Y
1	-127.08	2785.05
2	-377.73	2785.05
3	-628.38	2785.05
4	-879.03	2785.05
5	-1129.68	2785.05
6	-1380.33	2785.05
7	-1686.51	2640.06
8	-1682.01	-2645.91
9	-1448.10	-2802.51
10	-1090.80	-2802.51
11	-877.32	-2807.28
12	-627.84	-2807.28
13	-349.56	-2807.28
14S-1	-155.52	-2781.00
14S-2	-7.02	-2771.64
15	249.21	-2807.28
16	498.69	-2807.28
17	776.97	-2807.28
18	1026.45	-2807.28
19	1304.73	-2807.28
20	1689.30	-2802.51
21	1686.51	-2520.90
22	1686.51	2644.74
23	1459.17	2785.05
24	1208.52	2785.05
25	957.87	2785.05
26	707.22	2785.05
27	456.57	2785.05
28S-1	205.92	2771.55
28S-2	21.42	2780.91

Note: For bare chip form (C.O.B.) applications, the substrate must be connected to VDD or left floating in the PCB layout.




**PACKAGE DIMENSIONS**

**28-pin P-DIP**




**28-pin P-DIP Skinny**




Package Dimensions, continued

## 28-pin SO Wide Body



## 28-pin Small Outline J Band





**Headquarters**

No. 4, Creation Rd. III,  
Science-Based Industrial Park,  
Hsinchu, Taiwan  
TEL: 886-3-5770066  
FAX: 886-3-5792647  
<http://www.winbond.com.tw/>  
Voice & Fax-on-demand: 886-2-7197006

**Taipei Office**

11F, No. 115, Sec. 3, Min-Sheng East Rd.,  
Taipei, Taiwan  
TEL: 886-2-7190505  
FAX: 886-2-7197502

**Winbond Electronics (H.K.) Ltd.**

Rm. 803, World Trade Square, Tower II,  
123 Hoi Bun Rd., Kwun Tong,  
Kowloon, Hong Kong  
TEL: 852-27513100  
FAX: 852-27552064

**Winbond Electronics North America Corp.**

**Winbond Memory Lab.**  
**Winbond Microelectronics Corp.**  
**Winbond Systems Lab.**  
2727 N. First Street, San Jose,  
CA 95134, U.S.A.  
TEL: 1-408-9436666  
FAX: 1-408-5441798

Note: All data and specifications are subject to change without notice.