SN74LVC1G79 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES220F - APRIL 1999 - REVISED APRIL 2001

- Supports 5-V V_{CC} Operation
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description

This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V V_{CC} operation.

When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the level at the output.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

TA	PACKAGE	<u>:</u> †	ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
-40°C to 85°C	SOP (SOT-23) – DBV	Tape and reel	SN74LVC1G79DBVR	C79_
-40 C to 65 C	SOP (SC-70) - DCK	Tape and reel	SN74LVC1G79DCKR	CR_

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

INPL	JTS	OUTPUT
CLK	D	Q
1	Н	Н
1	L	L
L	Χ	Q_0




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[‡]The actual top-side marking has one additional character that designates the assembly/test site.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} –0	0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)—0	0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	0.5 V to 6.5 V
Output voltage range, V _O (see Notes 1 and 2)	$V_{CC} + 0.5 V$
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DBV package	206°C/W
DCK package	252°C/W
Storage temperature range, T _{stg}	5°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

SN74LVC1G79 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES220F - APRIL 1999 - REVISED APRIL 2001

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT		
\/o.c	Supply voltage	Operating	1.65	5.5	V		
VCC	Supply voltage	Data retention only	1.5]		
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}				
١/	High level input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7] _v		
VIH	High-level input voltage	V _{CC} = 3 V to 3.6 V	2		V		
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0.7 × V _{CC}		1		
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}			
١/	Low lovel input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	\ _\		
V_{IL}	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		0.8]		
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$0.3 \times V_{CC}$	1		
٧ _I	Input voltage		0	5.5	V		
٧o	Output voltage		0	Vcc	V		
		V _{CC} = 1.65 V		-4			
	High-level output current	V _{CC} = 2.3 V		-8	1		
IOH		V 2V		-16	mA		
		VCC = 3 V		-24	1		
		V _{CC} = 4.5 V		-32	1		
		V _{CC} = 1.65 V		4			
		V _{CC} = 2.3 V		8			
I_{OL}	Low-level output current	V3V		16	mA		
		VCC = 3 V		24			
		V _{CC} = 4.5 V		32	1		
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20			
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V		
		$V_{CC} = 5 V \pm 0.5 V$		5			
TA	Operating free-air temperature		-40	85	°C		

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SCES220F - APRIL 1999 - REVISED APRIL 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	VCC	MIN	TYP† N	XAN	UNIT	
	I _{OH} = -100 μA	1.65 V to 5.5 V	V _{CC} -0.1				
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9				
VOH	$I_{OH} = -16 \text{ mA}$	2.7	2.4			V	
	I _{OH} = -24 mA	3 V	2.3				
	$I_{OH} = -32 \text{ mA}$	4.5 V	3.8				
	I _{OL} = 100 μA	1.65 V to 5.5 V			0.1		
	I _{OL} = 4 mA	1.65 V		(0.45		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$I_{OL} = 8 \text{ mA}$	2.3 V			0.3	V	
VOL	$I_{OL} = 16 \text{ mA}$	3 V			0.4	V	
	$I_{OL} = 24 \text{ mA}$	3 V		(0.55		
	I _{OL} = 32 mA	4.5 V		(0.55		
I _I D input	V _I = 5.5 V or GND	0 to 5.5 V			±10	μΑ	
l _{off}	$V_I \text{ or } V_O = 5.5 \text{ V}$	0			±10	μΑ	
Icc	$V_I = 5.5 \text{ V or GND}, \qquad I_O = 0$	1.65 V to 5.5 V			10	μΑ	
∆ICC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 5.5 V			500	μΑ	
Ci	$V_I = V_{CC}$ or GND	3.3 V		4		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} =		V _{CC} =		V _{CC} =		V _{CC} =	= 5 V 5 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			160		160		160		160	MHz
t _W	W Pulse duration, CLK high or low		2.5		2.5		2.5		2.5		ns
	Catura time hafara CLKA	Data high	2.2		1.4		1.3		1.2		ns
t _{su}	Setup time before CLK↑	Data low	2.6		1.4		1.3		1.2		
th	Hold time, data after CLK↑		0.3		0.4		1		0.5	·	ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			160		160		160		160		ns
^t pd	CLK	Q	3.9	9.9	2	7	1.7	5.2	1	4.5	ns

operating characteristics, T_A = 25°C

PARAMETER		DADAMETED	PARAMETER TEST CONDITIONS V		V _{CC} = 2.5 V	V _{CC} = 3.3 V	V _{CC} = 5 V	UNIT
		FARAMETER	TEST CONDITIONS	TYP	TYP	TYP	TYP	UNIT
	C _{pd}	Power dissipation capacitance	f = 10 MHz	26	26	27	30	pF




PARAMETER MEASUREMENT INFORMATION



TEST	S 1
tPLH/tPHL	Open
tPLZ/tPZL	V _{LOAD}
tPHZ/tPZH	GND

.,	INPUTS		.,				.,
VCC	٧ _I	t _r /t _f	r/tf VM VLC		CL	R_L	$oldsymbol{V}_\Delta$
1.8 V ± 0.15 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤ 2 ns	V _{CC} /2	2×VCC	30 pF	500 Ω	0.15 V
3.3 V \pm 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V \pm 0.5 V	VCC	≤2.5 ns	V _{CC} /2	11 V	50 pF	500 Ω	0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Ω = 50 Ω.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265