DBV OR DCK PACKAGE

(TOP VIEW)

YEA, YEP, YZA, OR YZP PACKAGE (BOTTOM VIEW)

03 40 C

01 50

Α

в 🛛 2

GND

B 0 2

GND 3

SCES323G - JUNE 2001 - REVISED MAY 2003

5 🛛 V_{CC}

4 II C

- Available in the Texas Instruments NanoStar[™] and NanoFree[™] Packages
- 1.65-V to 5.5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 0.8 ns at 3.3 V
- High On-Off Output Voltage Ratio
- High Degree of Linearity
- High Speed, Typically 0.5 ns (V_{CC} = 3 V, C_L = 50 pF)
- Low On-State Resistance, Typically ≈5.5 Ω (V_{CC} = 4.5 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information

This single analog switch is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC1G66 can handle both analog and digital signals. The device permits signals with amplitudes of up to 5.5 V (peak) to be transmitted in either direction.

NanoStar[™] and NanoFree[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

ORDERING INFORMATION

T _A	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING [‡]
	NanoStar™ – WCSP (DSBGA) 0.17-mm Small Bump – YEA		SN74LVC1G66YEAR	
–40°C to 85°C	NanoFree™ – WCSP (DSBGA) 0.17-mm Small Bump – YZA (Pb-free)	Reel of 3000	SN74LVC1G66YZAR	06
-40°C 10 85°C	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP	Reel of 3000	SN74LVC1G66YEPR	C6_
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)		SN74LVC1G66YZPR	
	SOT (SOT-23) – DBV	Reel of 3000	SN74LVC1G66DBVR	C66
4000 10 0500	301 (301-23) - DBV	Reel of 250	SN74LVC1G66DBVT	000_
–40°C to 85°C		Reel of 3000	SN74LVC1G66DCKR	<u>C6</u>
	SOT (SC-70) – DCK	Reel of 250	SN74LVC1G66DCKT	C6_

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

[‡] DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site. YEA/YZA, YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code,

and one following character to designate the assembly/test site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated


SCES323G - JUNE 2001 - REVISED MAY 2003

description/ordering information (continued)

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

FUNCTION	TABLE
CONTROL INPUT (C)	SWITCH
L	OFF
н	ON

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to ground, unless otherwise specified.

2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

3. This value is limited to 5.5 V maximum.

4. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES323G - JUNE 2001 - REVISED MAY 2003

recommended operating conditions (see Note 5)

			MIN	MAX	UNIT
VCC	Supply voltage		1.65	5.5	V
V _{I/O}	I/O port voltage		0	VCC	V
		V _{CC} = 1.65 V to 1.95 V	$V_{CC} imes 0.65$		
\ <i>\</i>		V_{CC} = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		V
VIH	High-level input voltage, control input	$V_{CC} = 3 \vee to 3.6 \vee$	$V_{CC} \times 0.7$		v
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		
		V _{CC} = 1.65 V to 1.95 V		$V_{CC} \times 0.35$	
\ <i>\</i>	A second second sector and sector and second second	V_{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$	V
VIL	Low-level input voltage, control input	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$	v
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$	
VI	Control input voltage		0	5.5	V
		V _{CC} = 1.65 V to 1.95 V		20	
A #/ A	longet transition rise (fall time	V_{CC} = 2.3 V to 2.7 V		20	20/1
Δt/Δv	Input transition rise/fall time	$V_{CC} = 3 V \text{ to } 3.6 V$		10	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		10	
TA	Operating free-air temperature		-40	85	°C

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	V _{CC}	MIN TYPT	MAX	UNIT
			I _S = 4 mA	1.65 V	12	30	
-	On-state switch resistance	$V_{I} = V_{CC}$ or GND,	I _S = 8 mA	2.3 V	9	20	Ω
ron	On-state switch resistance	V _C = V _{IH} (see Figures 1 and 2)	I _S = 24 mA	3 V	7.5	15	52
		· · · · · · · · · · · · · · · · · · ·	I _S = 32 mA	4.5 V	5.5	10	
			I _S = 4 mA	1.65 V	74.5	100	
r / \	Peak on resistance	$V_{I} = V_{CC}$ to GND,	I _S = 8 mA	2.3 V	20	30	Ω
ron(p)	Feak on resistance	V _C = V _{IH} (see Figures 1 and 2)	I _S = 24 mA	3 V	11.5	20	52
		× 0 ,	I _S = 32 mA	4.5 V	7.5	15	
		$V_I = V_{CC}$ and $V_O = GN$	ND or			±1	
IS(off)	Off-state switch leakage current	$V_I = GND$ and $V_O = V_O$ $V_C = V_{IL}$ (see Figure 3	CC,)	5.5 V		±0.1†	μA
	On-state switch leakage current	$V_I = V_{CC}$ or GND, V_C	= V _{IH} , V _O = Open	5.5 V		±1	μA
IS(on)	On state switch leakage current	(see Figure 4)		0.0 V		±0.1†	μΛ
łj	Control input current	$V_{C} = V_{CC}$ or GND		5.5 V		±1	μA
١	Control input ourient			0.0 V		±0.1†	μι
ICC	Supply current	$V_{C} = V_{CC} \text{ or } GND$		5.5 V		10	μA
				0.0 V		1†	μι
∆ICC	Supply current change	$V_{C} = V_{CC} - 0.6 V$		5.5 V		500	μΑ
C _{ic}	Control input capacitance			5 V	2		pF
C _{io(off)}	Switch input/output capacitance			5 V	6		pF
C _{io(on)}	Switch input/output capacitance			5 V	13		pF

 $^{\dagger}T_{A} = 25^{\circ}C$



SCES323G - JUNE 2001 - REVISED MAY 2003

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 1.8 V ± 0.15 V MIN MAX		V _{CC} = 1.8 V ± 0.15 V				2.5 V 2 V	V _{CC} = 3.3 V ± 0.3 V					UNIT
	(INFOT)	(001F01)	MIN			MAX	MIN	MAX	MIN	MAX						
t _{pd} †	A or B	B or A		2		1.2		0.8		0.6	ns					
t _{en} ‡	C	A or B	2.5	12	1.9	6.5	1.8	5	1.5	4.2	ns					
t _{dis} §	С	A or B	2.2	10	1.4	6.9	2	6.5	1.4	5	ns					

t_{PLH} and t_{PHL} are the same as t_{pd}. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).
t_{PZL} and t_{PZH} are the same as t_{en}.
t_{PLZ} and t_{PHZ} are the same as t_{dis}.

analog switch characteristics, $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	Vcc	ТҮР	UNIT
				1.65 V	35	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = \text{sine wave}$	2.3 V	120	
			(see Figure 6)	3 V	175	
Frequency response¶	A or B	B or A	4.5 V	195	MHz	
(switch ON)	A OLD	DUR		1.65 V	>300	1011 12
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$ $f_{in} = \text{sine wave}$	2.3 V	>300	
			(see Figure 6)	3 V	>300	
				4.5 V	>300	
				1.65 V	35	
Crosstalk	С	A or B	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = 1 \text{ MHz} (\text{square wave})$	2.3 V	50	mV
(control input to signal output)	C	AUB	$r_{IN} = r_{INH2} (square wave)$ (see Figure 7)	3 V	70	
				4.5 V	100	
		B or A	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = 1 \text{ MHz} \text{ (sine wave)}$ (see Figure 8)	1.65 V	-58	dB
				2.3 V	-58	
				3 V	-58	
Feed-through attenuation#	A or B			4.5 V	-58	
(switch OFF)	AOLP			1.65 V	-42	
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$ $f_{in} = 1 \text{ MHz} \text{ (sine wave)}$	2.3 V	-42	
			(see Figure 8)	3 V	-42	
				4.5 V	-42	
				1.65 V	0.1	%
			$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$	2.3 V	0.025	
Sine-wave distortion			f _{in} = 1 kHz (sine wave) (see Figure 9)	3 V	0.015	
	A or B	B or A		4.5 V	0.01	
	AUB	BUIA		1.65 V	0.15	
			$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$	2.3 V	0.025	
			f _{in} = 10 kHz (sine wave) (see Figure 9)	3 V	0.015	
			()	4.5 V	0.01	

¶ Adjust f_{in} voltage to obtain 0 dBm at output. Increase f_{in} frequency until dB meter reads –3 dB. # Adjust f_{in} voltage to obtain 0 dBm at input.



SCES323G - JUNE 2001 - REVISED MAY 2003

operating characteristics, $T_A = 25^{\circ}C$

Γ		PARAMETER	TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	V _{CC} = 5 V	UNIT
	PARAMETER TEST		TEST CONDITIONS	TYP	TYP	TYP	TYP	
(C _{pd}	Power dissipation capacitance	f = 10 MHz	8	9	9	11	pF



SCES323G - JUNE 2001 - REVISED MAY 2003






Figure 1. On-State Resistance Test Circuit









SCES323G - JUNE 2001 - REVISED MAY 2003

PARAMETER MEASUREMENT INFORMATION












SCES323G - JUNE 2001 - REVISED MAY 2003





LOAD CIRCUIT

TEST	S1
^t PLH/ ^t PHL	Open
tPLZ/tPZL	VLOAD
^t PHZ ^{/t} PZH	GND

th

۷м

٧ı

0 V

٧ı

0 V

٧

0 V

VLOAD/2

ΌL

он

≈0 V

۷м


- ^tPLZ


t_{PH7}


 $V_{OH} - V_{\Delta}$

VoL+

	INP	INPUTS				•	_	
VCC	VI	t _r /t _f	VM	VLOAD	CL	RL	v_Δ	
1.8 V \pm 0.15 V	Vcc	≤2 ns	V _{CC} /2	2 × V _{CC}	30 pF	1 k Ω	0.15 V	
2.5 V \pm 0.2 V	Vcc	≤2 ns	V _{CC} /2	2 × VCC	30 pF	500 Ω	0.15 V	
3.3 V \pm 0.3 V	Vcc	≤2.5 ns	V _{CC} /2	2 × VCC	50 pF	500 Ω	0.3 V	
5 V \pm 0.5 V	VCC	≤2.5 ns	V _{CC} /2	2 × V _{CC}	50 pF	500 Ω	0.3 V	







B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.


^tPZH

٧_M

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω .
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.





SCES323G - JUNE 2001 - REVISED MAY 2003








Figure 6. Frequency Response (Switch ON)









SCES323G - JUNE 2001 - REVISED MAY 2003














MECHANICAL DATA

MPDS018E - FEBRUARY 1996 - REVISED FEBRUARY 2002

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-178



MPDS025C - FEBRUARY 1997 - REVISED FEBRUARY 2002

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-203



MECHANICAL DATA

MXBG001B AUGUST 2001 - REVISED MAY 2002




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoStar package configuration.
- D. Package complies to JEDEC MO-211 variation EA.
- E. This package is tin-lead (SnPb). Refer to the 5 YZA package (drawing 4204151) for lead-free.



MECHANICAL DATA

MXBG004A - JANUARY 2002 - REVISED APRIL 2002



- B. This drawing is subject to change without notice.
- C. NanoFree[™] package configuration.
- D. Package complies to JEDEC MO-211 variation EA.
- E. This package is lead-free. Refer to the 5 YEA package (drawing 4203167) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated