
SCES424A - JANUARY 2003 - REVISED MAY 2003

- 1.65-V to 5.5-V V_{CC} Operation
- Useful for Both Analog and Digital Applications
- Specified Break-Before-Make Switching
- Rail-to-Rail Signal Handling
- High Degree of Linearity
- High Speed, Typically 0.5 ns (V_{CC} = 3 V, C_L = 50 pF)
- Low On-State Resistance, Typically ≈6 Ω (V_{CC} = 4.5 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22

 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information



01 60

B2

This single-pole, double-throw (SPDT) analog switch is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC1G3157 can handle both analog and digital signals. The device permits signals with amplitudes of up to V_{CC} (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

TA	PACKAGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING‡		
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP	Tape and reel	SN74LVC1G3157YEPR	C5_	
-40°C to 85°C	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Tape and reer	SN74LVC1G3157YZPR		
	SOT (SOT-23) – DBV	Tape and reel	SN74LVC1G3157DBVR	CC5_	
	SOT (SC-70) – DCK	Tape and reel	SN74LVC1G3157DCKR	C5_	

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

[‡] DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site. YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

ELINCTION TABLE

I ONOTION TABLE								
CONTROL INPUT S	ON CHANNEL							
L	B1							
н	B2							



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2003, Texas Instruments Incorporated

1

SCES424A – JANUARY 2003 - REVISED MAY 2003

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	–0.5 V to 6.5 V
Control input voltage range, VIN (see Notes 1 and 2)	
Switch I/O voltage range, VI/O (see Notes 1, 2, 3, and 4)0.5 V	′ to V _{CC} + 0.5 V
Control input clamp current, I _{IK} (V _{IN} < 0)	–50 mA
I/O port diode current, I_{IOK} ($V_{I/O}$ < 0 or $V_{I/O}$ > V_{CC})	±50 mA
On-state switch current, $I_{I/O}$ ($V_{I/O}$ = 0 to V_{CC}) (see Note 5)	±128 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 6): DBV package	165°C/W
DCK package	
YEP/YZP package	123°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to ground unless otherwise specified.
 - 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 3. This value is limited to 5.5 V maximum.
 - 4. VI, VO, VA, and VBn are used to denote specific conditions for VI/O.
 - 5. II, IO, IA, and IBn are used to denote specific conditions for II/O.
 - 6. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES424A - JANUARY 2003 - REVISED MAY 2003

recommended operating conditions (see Note 7)

			MIN	MAX	UNIT
VCC				5.5	V
VI/O			0	VCC	V
VIN			0	5.5	V
	High lovel input veltage, control input	V _{CC} = 1.65 V to 1.95 V	$V_{CC} \times 0.75$		V
VIH	VIH High-level input voltage, control input	$V_{CC} = 2.3 V \text{ to } 5.5 V$	$V_{CC} \times 0.7$		v
		V _{CC} = 1.65 V to 1.95 V		$V_{CC} imes 0.25$	V
۷IL	VIL Low-level input voltage, control input	V _{CC} = 2.3 V to 5.5 V		$V_{CC} \times 0.3$	v
		V _{CC} = 1.65 V to 1.95 V		20	
Δt/Δv		V_{CC} = 2.3 V to 2.7 V		20	ns/V
$\Delta t/\Delta v$ Input transition rise/fall time	V_{CC} = 3 V to 3.6 V		10	115/ V	
		V_{CC} = 4.5 V to 5.5 V		10	
TA			-40	85	°C

NOTE 7: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES424A - JANUARY 2003 - REVISED MAY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TES	ST CONDITIONS	Vcc	MIN TYP [†]	МАХ	UNIT		
			V _I = 0 V	I _O = 4 mA		11	20			
				V _I = 1.65 V	I _O = -4 mA	1.65 V	15	50		
				V _I = 0 V	I <u>O</u> = 8 mA		8	12	1	
	On-state switch resistance‡		See Figures 1 and 2	V _I = 2.3 V	I _O = –8 mA	2.3 V	11	30	Ω	
ron				V _I = 0 V	I _O = 24 mA	<u> </u>	7	9		
				V _I = 3 V	I _O = -24 mA	3∨	9	20		
				V _I = 0 V	I _O = 30 mA		6	7		
				V _I = 2.4 V	I _O = -30 mA	4.5 V	7	12		
				V _I = 4.5 V	I _O = -30 mA	1	7	15		
			·		I _A = -4 mA	1.65 V		140		
-	On-state switch resistance	e	$0 \le V_{Bn} \le V_{CC}$		I _A = –8 mA	2.3 V		45		
rrange	over signal range ^{‡§}		(see Figures 1 a	nd 2)	I _A = -24 mA	3 V		18	Ω	
					I _A = -30 mA	4.5 V		10		
	Difference of on-state resistance between switches‡¶#		See Figure 1	V _{Bn} = 1.15 V	$I_A = -4 \text{ mA}$	1.65 V	0.5			
A				V _{Bn} = 1.6V	I _A = –8 mA	2.3 V	0.1		Ω	
Δr_{ON}				V _{Bn} = 2.1 V	I _A = -24 mA	3 V	0.1			
				V _{Bn} = 3.15 V	I _A = -30 mA	4.5 V	0.1			
	ON resistance flatness‡¶II		$0 \leq V_{BD} \leq V_{CC}$		$I_A = -4 \text{ mA}$	1.65 V	110			
F (f) ()					I _A = -8 mA	2.3 V	26		Ω	
ron(flat)					I _A = -24 mA	3 V	9		52	
			I _A =		I _A = -30 mA	4.5 V	4			
• •	Off-state switch leakage	curront	$0 \le V_{I}, V_{O} \le V_{CO}$			1.00 V		±1	μA	
l _{off} ☆	Oll-State Switch leakage	current	$0 \ge 0$, $0 \ge 0$ CC	;, (see Figure 3)		to 5.5 V	±0.05	±1†	μA	
	On-state switch leakage	ourropt	$V_{I} = V_{CC}$ or GNE),		5.5 V		±1	μA	
IS(on)	On-state switch leakage	current	$V_{O} = Open$ (see	Figure 4)		5.5 V		±0.1†	μА	
IIN Control input current		$0 \le V_{IN} \le V_{CC}$			0 V to		±1	μA		
					5.5 V	±0.05	±1†	μΛ		
ICC	Supply current		$V_{IN} = V_{CC}$ or GN	1D	5.5 V	1	10	μA		
∆lcc	Supply-current change		$V_{IN} = V_{CC} - 0.6 V$			5.5 V		500	μA	
c _{in}	Control input capacitance	S				5 V	2.7		pF	
C _{io(off)}	Switch input/output capacitance	Bn				5 V	5.2		pF	
C_{1}	Switch input/output	Bn				5.1	17.3		٩E	
C _{io(on)}	capacitance	А				5 V	17.3		pF	

† T_A = 25°C

[‡] Measured by the voltage drop between I/O pins at the indicated current through the switch. ON resistance is determined by the lower of the voltages on the two (A or B) ports.

§ Specified by design

 $\int \Delta r_{on} = r_{on}(max) - r_{on}(min)$ measured at identical V_{CC}, temperature, and voltage levels. # This parameter is characterized, but not tested in production.

|| Flatness is defined as the difference between the maximum and minimum values of ON resistance over the specified range of conditions. $^{\star}I_{\text{Off}}$ is the same as I_{S(off)} (off-state switch leakage current).



SCES424A - JANUARY 2003 - REVISED MAY 2003

FROM то **TEST CONDITIONS** UNIT PARAMETER TYP Vcc (INPUT) (OUTPUT) 1.65 V 300 $R_L = 50 \Omega$, 2.3 V 300 Frequency response Bn or A MHz A or Bn fin = sine wave (switch on)[†] 3 V 300 (see Figure 6) 4.5 V 300 1.65 V -54 $R_L = 50 \Omega$, 2.3 V -54 Crosstalk f_{in} = 10 MHz (sine wave) dB B1 or B2 B2 or B1 3 V -54 (between switches)[‡] (see Figure 7) 4.5 V -54 -57 1.65 V $C_{L} = 5 \text{ pF}, R_{L} = 50 \Omega,$ -57 2.3 V Feed-through attenuation A or Bn f_{in} = 10 MHz (sine wave) dB Bn or A (switch off)[‡] 3 V -57 (see Figure 8) -57 4.5 V 3.3 V 3 $C_{I} = 0.1 \text{ nF}, R_{I} = 1 \text{ M}\Omega,$ s А рС Charge injection§ (see Figure 9) 7 5 V 1.65 V 0.1 $V_{I} = 0.5 V p-p, R_{L} = 600 \Omega$, 0.025 2.3 V $f_{in} = 600 \text{ Hz}$ to 20 kHz Total harmonic distortion A or Bn Bn or A % (sine wave) 0.015 3 V (see Figure 10) 4.5 V 0.01

analog switch characteristics, $T_A = 25^{\circ}C$

[†] Adjust f_{in} voltage to obtain 0 dBm at output. Increase f_{in} frequency until dB meter reads –3 dB.

[‡] Adjust f_{in} voltage to obtain 0 dBm at input.

§ Specified by design

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 5 and 11)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd} †	A or Bn	Bn or A		2		1.2		0.8		0.3	ns
t _{en} ‡	S	S Bn	7	24	3.5	14	2.5	7.6	1.7	5.7	200
^t dis [§]			3	13	2	7.5	1.5	5.3	0.8	3.8	ns
t _{B-M} ¶			0.5		0.5		0.5		0.5		ns

[†] t_{pd} is the slower of t_{PLH} or t_{PHL}. The propagation delay is calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).


 t_{en} is the slower of t_{PZL} or t_{PZH}.

§ tdis is the slower of tPLZ or tPHZ.

¶ Specified by design



SCES424A - JANUARY 2003 - REVISED MAY 2003



PARAMETER MEASUREMENT INFORMATION







Figure 2. Typical r_{on} as a Function of Input Voltage (VI) for VI = 0 to V_{CC}



SCES424A - JANUARY 2003 - REVISED MAY 2003

PARAMETER MEASUREMENT INFORMATION



Condition 1: $V_I = GND$, $V_O = V_{CC}$ Condition 2: $V_I = V_{CC}$, $V_O = GND$







Figure 4. On-State Switch Leakage-Current Test Circuit




SCES424A – JANUARY 2003 - REVISED MAY 2003




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.





SCES424A - JANUARY 2003 - REVISED MAY 2003



PARAMETER MEASUREMENT INFORMATION







Figure 7. Crosstalk (Between Switches)



SCES424A – JANUARY 2003 - REVISED MAY 2003












Figure 9. Charge-Injection Test



SCES424A - JANUARY 2003 - REVISED MAY 2003








MPDS026D - FEBRUARY 1997 - REVISED FEBRUARY 2002

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Leads 1, 2, 3 may be wider than leads 4, 5, 6 for package orientation.



MPDS114 - FEBRUARY 2002

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-203



MXBG019 - OCTOBER 2002




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoFree[™] package configuration.
- NOTES: D. This package is lead-free. Refer to the 6 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



MXBG022 - OCTOBER 2002



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoFree[™] package configuration.
- D. This package is tin-lead (SnPb). Refer to the 6 YZP package (drawing 420741) for lead-free.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated