
SCLS104B - MARCH 1984 - REVISED MAY 1997

- High-Current 3-State Outputs Interface Directly With System Bus or Can Drive up to 15 LSTTL Loads
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

These quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high.


The SN54HC125 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74HC125 is characterized for operation from -40° C to 85° C.



SN54HC125 . . . J OR W PACKAGE SN74HC125 . . . D, DB, OR N PACKAGE (TOP VIEW)




SN54HC125 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, and W packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1997, Texas Instruments Incorporated

SCLS104B - MARCH 1984 - REVISED MAY 1997

logic diagram (positive logic)





Pin numbers shown are for the D, DB, J, N, and W packages.

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, V _{CC}		
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{CC}) (see	ee Note 1)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _C	C) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	-	±35 mA
Continuous current through V _{CC} or GND		±70 mA
Package thermal impedance, θ_{JA} (see Note 2)		
	DB package	158°C/W
	N package	
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

			SN	SN54HC125			SN74HC125		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		2	5	6	2	5	6	V
		$V_{CC} = 2 V$	1.5			1.5			
VIН	VIH High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
	VCC = 6 V	4.2			4.2				
		$V_{CC} = 2 V$	0		0.5	0		0.5	
\vee_{IL}	Low-level input voltage	$V_{CC} = 4.5 V$	0		1.35	0		1.35	5 V
		$V_{CC} = 6 V$	0		1.8	0		1.8	
\vee_{I}	Input voltage		0		VCC	0		VCC	V
VO	Output voltage		0		VCC	0		VCC	V
	Input transition (rise and fall) time	$V_{CC} = 2 V$	0		1000	0		1000	
tt		$V_{CC} = 4.5 V$	0		500	0		500	ns
		$V_{CC} = 6 V$	0		400	0		400	
Т _А	Operating free-air temperature		-55		125	-40		85	°C



SCLS104B - MARCH 1984 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vaa	Т	A = 25°C	;	SN54HC125		SN74HC125		UNIT
PARAMETER			Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
∨он	$V_I = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		V
		I _{OH} = -6 mA	4.5 V	3.98	4.3		3.7		3.84		
		I _{OH} = -7.8 mA	6 V	5.48	5.8		5.2		5.34		
		I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1	
			4.5 V		0.001	0.1		0.1		0.1	
VOL	$V_I = V_{IH} \text{ or } V_{IL}$		6 V		0.001	0.1		0.1		0.1	V
		I _{OL} = 6 mA	4.5 V		0.17	0.26		0.4		0.33	
		I _{OL} = 7.8 mA	6 V		0.15	0.26		0.4		0.33	
li	$V_I = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA
loz	$V_{O} = V_{CC} \text{ or } 0$		6 V		±0.01	±0.5		±10		±5	μΑ
ICC	$V_{I} = V_{CC} \text{ or } 0,$	I _O = 0	6 V			8		160		80	μΑ
Ci			2 V to 6 V		3	10		10		10	pF

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	Т	ς = 25°C	;	SN54H	C125	SN74H	IC125	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V		48	120		150		150		
^t pd	А	Y	4.5 V		14	24		36		30	ns	
			6 V		11	20		25		26		
			2 V		53	120		180		150		
ten	OE	Y	4.5 V		14	24		36		30	ns	
			6 V		11	20		31		26		
			2 V		30	120		180		150		
^t dis	ŌĒ	Y	4.5 V		15	24		36		30	ns	
			6 V		14	20		31		26		
			2 V		28	60		90		75		
tt		Any	Any	4.5 V		8	12		18		15	ns
			6 V		6	10		15		13		



SN54HC125, SN74HC125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCLS104B – MARCH 1984 – REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	Vaa	Τ,	ק = 25°C	;	SN54H	C125	SN74H	C125	UNIT							
FARAMETER	(INPUT)		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT							
	2 V		67	150		225		190										
^t pd	A	Y	Y	4.5 V		19	30		45		38	ns						
												6 V		15	25		39	
		Y	2 V		100	135		200		170								
t _{en}	OE		Y	4.5 V		20	27		40		34	ns						
			6 V		17	23		34		29								
tt			2 V		45	210		315		265								
			Any	Any	Any	4.5 V		17	42		63		53	ns				
			6 V		13	36		53		45								


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per gate	No load	45	pF



SCLS104B - MARCH 1984 - REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION



- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 6 ns, t_f = 6 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated