SDAS214E - DECEMBER 1982 - REVISED AUGUST 2002


- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- pnp Inputs Reduce dc Loading

description/ordering information


These octal buffers/drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. When these devices are used with the 'ALS241, 'AS241A, 'ALS244, and 'AS244A devices, the circuit designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (\overline{OE}) inputs, and complementary OE and \overline{OE} inputs. These devices feature high fan-out and improved fan-in.

The -1 version of SN74ALS240A is identical to the standard version, except that the recommended maximum I_{OL} for the -1 version is 48 mA. There is no -1 version of the SN54ALS240A.

SN54ALS240A, SN54AS240A...J OR W PACKAGE SN74ALS240A...DB, DW, N, OR NS PACKAGE SN74AS240A...DW OR N PACKAGE (TOP VIEW)



SN54ALS240A, SN54AS240A . . . FK PACKAGE (TOP VIEW)



ORDERING INFORMATION

TA	PACKA	GEŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
			SN74ALS240AN	SN74ALS240AN
	PDIP – N	Tube	SN74ALS240A-1N	SN74ALS240A-1N
			SN74AS240AN	SN74AS240AN
		Tube	SN74ALS240ADW	ALS240A
	SOIC – DW	Tape and reel	SN74ALS240ADWR	AL3240A
		Tube	SN74ALS240A-1DW	ALS240A-1
0°C to 70°C		Tape and reel	SN74ALS240A-1DWR	AL3240A-1
		Tube	SN74AS240ADW	AS240A
		Tape and reel	SN74AS240ADWR	A3240A
	SOP – NS	Topo and roal	SN74ALS240ANSR	ALS240A
	30F - N3	Tape and reel	SN74ALS240A-1NSR	ALS240A-1
	SSOP – DB	Topo and roal	SN74ALS240ADBR	G240A
	330F - DB	Tape and reel	SN74ALS240A-1DBR	G240A-1

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SDAS214E - DECEMBER 1982 - REVISED AUGUST 2002

description/ordering information (continued)

ORDERING INFORMATION

TA	PACKAGE [†]		PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
CDIP – J Tube	Tubo	SNJ54ALS240AJ	SNJ54ALS240AJ			
	CDIF - J	Tube	SNJ54AS240AJ	SNJ54AS240AJ		
	CFP – W	Tube	SNJ54ALS240AW	SNJ54ALS240AW		
_55°C to 125°C	CFF - VV	Tube	SNJ54AS240AW	SNJ54AS240AW		
	LCCC EK	Tubo	SNJ54ALS240AFK	SNJ54ALS240AFK		
	LCCC – FK Tube	SNJ54AS240AFK	SNJ54AS240AFK			


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each buffer)

INP	UTS	OUTPUT
E	Α	Y
L	Н	L
L	L	Н
Н	X	Z



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}		 7 V
Input voltage, V _I		 7 V
Voltage applied to a disabled 3-state output		 5.5 V
Package thermal impedance, θ _{JA} (see Note 1	1): DB package	 70°C/W
	DW package	 58°C/W
	N package .	 70°C/W
	NS package	 60°C/W
Storage temperature range, T _{stg}		 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



SDAS214E - DECEMBER 1982 - REVISED AUGUST 2002

recommended operating conditions

			MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	V	
VIH	High-level input voltage		2			V	
V	Low level input veltage	SN54ALS240A			0.7	V	
VIL	Low-level input voltage	SN74ALS240A, 'AS240A			0.8	v	
1	Lligh level output ourrest	SN54ALS240A, SN54AS240A			-12	mA	
ЮН	High-level output current	SN74ALS240A, SN74AS240A			-15	mA	
		SN54ALS240A			12		
		SNI74A1 S240A			24		
lOL	High-level input voltage			48†	mA		
		SN54AS240A			48		
		SN74AS240A			64		
т.	Operating free air temperature	SN54ALS240A, SN54AS240A	-55		125	°C	
TA	Operating nee-all temperature	SN74ALS240A, SN74AS240A	0		70	C	

 $[\]overline{\text{†}}$ Applies only to the -1 version and only if V_{CC} is between 4.75 V and 5.25 V

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMPITIONS		SN5	SN54ALS240A			SN74ALS240A		
PARAMETER	IESI C	TEST CONDITIONS		TYP‡	MAX	MIN	TYP‡	MAX	UNIT
V_{IK}	$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2		
Vou		$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V
VOH	V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2						V
		$I_{OH} = -15 \text{ mA}$				2			
		I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
v_{OL}	$V_{CC} = 4.5 \text{ V}$	I _{OL} = 24 mA					0.35	0.5	
		$I_{OL} = 48 \text{ mA}^{\dagger}$					0.35	0.5	
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V			20			20	μΑ
I _{OZL}	$V_{CC} = 5.5 V,$	$V_0 = 0.4 V$			-20			-20	μΑ
lį	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
lн	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
ΙΙL	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA
ΙΟ§	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
		Outputs high		4	11		4	11	
ICC	V _{CC} = 5.5 V	Outputs low		13	23		13	23	mA
		Outputs disabled		14	25		14	25	



[†] Applies only to the -1 version and only if V_{CC} is between 4.75 V and 5.25 V ‡ All typical values are at V_{CC} = 5 V, T_A = 25°C. § The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I_{OS}.

SDAS214E - DECEMBER 1982 - REVISED AUGUST 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN	SN54AS240A			SN74AS240A			
		1531 C	TEST CONDITIONS		TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
٧ıK		$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.2			-1.2	V	
		V _{CC} = 4.5 V to 5.5 V	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		VCC -2	2			
\ _{\\\\}		VCC = 4.5 V to 5.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.4		2.4	3.4		V	
VOH		V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2.4						V	
		VCC = 4.5 V	$I_{OH} = -15 \text{ mA}$				2.4				
V		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	I _{OL} = 48 mA		0.27	0.55				V	
VOL		V _{CC} = 4.5 V	I _{OL} = 64 mA					0.31	0.55	٧	
lozh		$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			50			50	μΑ	
lozL		$V_{CC} = 5.5 \text{ V},$	V _O = 0.4 V			-50			-50	μΑ	
II		$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA	
lн		$V_{CC} = 5.5 V$,	V _I = 2.7 V			20			20	μΑ	
1	A inputs	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V: 0.4.V			-1			-1	A	
ll∟	OE inputs	$A \cap A \cap A = 0.5 \text{ A}$	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 0.4 \text{ V}$			-0.5			-0.5	mA	
lo [‡]	-	$V_{CC} = 5.5 V$,	V _O = 2.25 V	-50		-150	-50		-150	mA	
			Outputs high		11	17		11	17		
Icc		V _{CC} = 5.5 V	Outputs low		51	75		51	75	mA	
			Outputs disabled		24	38		24	38		

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C R R	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R1 = 500 Ω , R2 = 500 Ω , T_A = MIN to MAX§			
		SN54ALS240A SN74ALS240A					
			MIN	MAX	MIN	MAX	
t _{PLH}	Δ.	V	2	22	2	9	ns
^t PHL	A	Y	2	11	2	9	115
^t PZH	ŌĒ	V	4	34	5	13	ns
t _{PZL}	OE	Y	5	26	5	18	115
^t PHZ	ŌĒ		1	15	2	10	ns
^t PLZ	OE .	1	3	24	3	12	110

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I_{OS}.

SDAS214E - DECEMBER 1982 - REVISED AUGUST 2002


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C R R	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R1 = 500 Ω , R2 = 500 Ω , T_A = MIN to MAX †			UNIT
		SN54AS240A SN7		SN54AS240A SN74AS240A			
			MIN	MAX	MIN	MAX	
^t PLH	Δ	,,	1	7	1	6.5	
t _{PHL}	A	Y	1.2	6.5	1.2	6.5	ns
^t PZH	ŌĒ	Υ	1	7	1	6.4	ns
tPZL	OE	Y	1.1	9.5	1.1	9	115
^t PHZ	ŌĒ	Y	1.2	5.5	1.2	5	ns
^t PLZ	OL	'	1.5	12.5	1.5	9.5	115

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated