SCAS521D – AUGUST 1995 – REVISED SEPTEMBER 2002


- 2-V to 6-V V_{CC} Operation
- Inputs Accept Voltages to 6 V
- Max t_{pd} of 10 ns at 5 V

description/ordering information


The 'AC74 devices are dual positive-edge-triggered D-type flip-flops.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at D can be changed without affecting the levels at the outputs.

SN54AC74 ... J OR W PACKAGE SN74AC74 ... D, DB, N, NS, OR PW PACKAGE (TOP VIEW)



SN54AC74 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

ORDERING INFORMATION

TA	PACKAGI	ORDERABLE PART NUMBER		TOP-SIDE MARKING
	PDIP – N	Tube	SN74AC74N	SN74AC74N
	SOIC - D	Tube	SN74AC74D	AC74
–40°C to 85°C	3010 - D	Tape and reel	SN74AC74DR	AC74
-40 C to 65 C	SOP - NS	Tape and reel	SN74AC74NSR	AC74
	SSOP – DB	Tape and reel	SN74AC74DBR	AC74
	TSSOP – PW	Tape and reel	SN74AC74PWR	AC74
	CDIP – J	Tube	SNJ54AC74J	SNJ54AC74J
–55°C to 125°C	CFP – W	Tube	SNJ54AC74W	SNJ54AC74W
	LCCC – FK	Tube	SNJ54AC74FK	SNJ54AC74FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCAS521D - AUGUST 1995 - REVISED SEPTEMBER 2002

FUNCTION TABLE

	INP	OUTI	PUTS		
PRE	CLR	CLK	D	Q	lα
L	Н	Х	Х	Н	L
Н	L	X	Χ	L	Н
L	L	X	Χ	н†	H [†]
Н	Н	\uparrow	Н	Н	L
Н	Н	\uparrow	L	L	Н
Н	Н	L	Χ	Q ₀	\overline{Q}_0

[†]This configuration is unstable; that is, it does not persist when either PRE or CLR returns to its inactive (high) level.

logic diagram, each flip-flop (positive logic)





SCAS521D - AUGUST 1995 - REVISED SEPTEMBER 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		. -0.5 V to V _{CC} + 0.5 V
Output voltage range, VO (see Note 1)		. -0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)		±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	- 	±50 mA
Continuous current through V _{CC} or GND		±200 mA
Package thermal impedance, θ_{JA} (see Note 2):	D package	86°C/W
	DB package	96°C/W
	N package	80°C/W
	NS package	76°C/W
	PW package	113°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

				AC74	SN74/	UNIT		
			MIN	MAX	MIN	MAX	וואט	
VCC	Supply voltage		2	6	2	6	V	
		V _{CC} = 3 V	2.1		2.1			
V_{IH}	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15		3.15		V	
		$V_{CC} = 5.5 V$	3.85		3.85			
		V _{CC} = 3 V		0.9		0.9		
V _{IL}	Low-level input voltage V _{CC} = 4.5 V			1.35		1.35	V	
		V _{CC} = 5.5 V		1.65		1.65		
٧ _I	Input voltage		0	VCC	0	VCC	V	
٧o	Output voltage		0	VCC	0	Vcc	V	
		V _{CC} = 3 V		-12		-12		
loH	High-level output current	$V_{CC} = 4.5 V$		-24		-24	mA	
		V _{CC} = 5.5 V		-24		-24		
		V _{CC} = 3 V		12		12		
I_{OL}	Low-level output current	$V_{CC} = 4.5 \text{ V}$		24		24	mA	
	V _{CC} = 5.5 V			24		24		
Δt/Δν	Input transition rise or fall rate			8		8	ns/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS521D - AUGUST 1995 - REVISED SEPTEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS	l	Т	A = 25°C	;	SN54	AC74	SN74	AC74	UNIT
PAI	RAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			3 V	2.9	4.49		2.9		2.9		
		ΙΟΗ = -50 μΑ	4.5 V	4.4	5.49		4.4		4.4		
			5.5 V	5.4	5.49		5.4		5.4		
\/a		I _{OH} = -12 mA	3 V	2.56			2.4		2.46		V
VOH		I _{OH} = -24 mA	4.5 V	3.86			3.7		3.76		V
		IOH = -24 IIIA	5.5 V	4.86			4.7		4.76		
		I _{OH} = -50 mA [†]	5.5 V				3.85				
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
			3 V		0.002	0.1		0.1		0.1	
		I _{OL} = 50 μA	4.5 V		0.001	0.1		0.1		0.1	
			5.5 V		0.001	0.1		0.1		0.1	
VOL		I _{OL} = 12 mA	3 V			0.36		0.5		0.44	٧
VOL		lo 24 mA	4.5 V			0.36		0.5		0.44]
		I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44	
		I _{OL} = 50 mA [†]	5.5 V					1.65			
		I _{OL} = 75 mA [†]	5.5 V							1.65	
	Data pins	VI – Voo er CND	5.5 V			±0.1		±1		±1	
tį	Control pins	VI = VCC or GND	J.5 V			±0.1		±1		±1	μΑ
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		40		20	μΑ
Ci		V _I = V _{CC} or GND	5 V		3						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V $\,\pm\,$ 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		SN54AC74		SN74AC74		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNII	
fclock	Clock frequency		0	100	0	100	0	100	MHz	
	Pulse duration	PRE or CLR low	5.5		8		7			
t _W	ruise duration	CLK	5.5		8		7		ns	
	0	Data	4		5		4.5		20	
t _{su}	Setup time, data before CLK↑	PRE or CLR inactive	0		0.5		0		ns	
th	Hold time, data after CLK↑		0.5		0.5		0.5		ns	

SCAS521D – AUGUST 1995 – REVISED SEPTEMBER 2002

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		SN54AC74		SN74AC74		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency		0	140	0	140	0	140	MHz	
	Pulse duration	PRE or CLR low	4.5		5.5		5			
t _w	ruise duration	CLK	4.5		5.5		5		ns	
	Octor Constitute to the Constitute	Data	3		4		3			
t _{su}	Setup time, data before CLK↑	PRE or CLR inactive	0		0.5		0		ns	
t _h	Hold time, data after CLK↑		0.5	·	0.5		0.5		ns	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V $\,\pm\,$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	_Δ = 25°C	;	SN54/	AC74	SN74	AC74	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}			100	125		70		95		MHz
^t PLH	PRE or CLR	Q or Q	3.5	8	12	1	13	2.5	13	ns
t _{PHL}			4	10.5	12	1	14	3.5	13.5	
t _{PLH}	CLK	Q or $\overline{\mathbb{Q}}$	4.5	8	13.5	1	17.5	4	16	ns
t _{PHL}			3.5	8	14	1	13.5	3.5	14.5	110

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V $\,\pm\,$ 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO (OUTPUT)	T _A = 25°C			SN54AC74		SN74AC74		UNIT
PARAMETER	(INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}			140	160		95		125		MHz
^t PLH		Q or $\overline{\mathbb{Q}}$	2.5	6	9	1	9.5	2	10	no
^t PHL	PRE or CLR		3	8	9.5	1	10.5	2.5	10.5	ns
^t PLH	CLK	0 -	3.5	6	10	1	12	3	10.5	ns
t _{PHL}		Q or Q	2.5	6	10	1	10	2.5	10.5	115

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

	PARAMETER		TEST CONDITIONS			
C _{pd}	Power dissipation capacitance	$C_L = 50 pF$,	f = 1 MHz	45	pF	

SCAS521D - AUGUST 1995 - REVISED SEPTEMBER 2002

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated