High Speed Dual MOSFET Drivers

The MC34151/MC33151 are dual inverting high speed drivers specifically designed for applications that require low current digital circuitry to drive large capacitive loads with high slew rates. These devices feature low input current making them CMOS and LSTTL logic compatible, input hysteresis for fast output switching that is independent of input transition time, and two high current totem pole outputs ideally suited for driving power MOSFETs. Also included is an undervoltage lockout with hysteresis to prevent erratic system operation at low supply voltages.

Typical applications include switching power supplies, dc to dc converters, capacitor charge pump voltage doublers/inverters, and motor controllers.

These devices are available in dual-in-line and surface mount packages.

- Two Independent Channels with 1.5 A Totem Pole Output
- Output Rise and Fall Times of 15 ns with 1000 pF Load
- CMOS/LSTTL Compatible Inputs with Hysteresis
- Undervoltage Lockout with Hysteresis
- Low Standby Current
- Efficient High Frequency Operation
- Enhanced System Performance with Common Switching Regulator Control ICs
- Pin Out Equivalent to DS0026 and MMH0026






Figure 1. Representative Block Diagram



ON Semiconductor**

http://onsemi.com





ORDERING INFORMATION

Device	Package	Shipping			
MC34151D	SO–8	98 Units/Rail			
MC34151DR2	SO–8	2500 Tape & Reel			
MC34151P	PDIP-8	50 Units/Rail			
MC33151D	SO–8	98 Units/Rail			
MC33151DR2	SO–8	2500 Tape & Reel			
MC33151P	PDIP-8	50 Units/Rail			
MC33151VDR2	SO–8	2500 Units/Rail			

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	20	V
Logic Inputs (Note 1)	V _{in}	–0.3 to V _{CC}	V
Drive Outputs (Note 2) Totem Pole Sink or Source Current Diode Clamp Current (Drive Output to V _{CC})	I _O IO(clamp)	1.5 1.0	A
Power Dissipation and Thermal Characteristics D Suffix SO–8 Package Case 751 Maximum Power Dissipation @ T _A = 50°C Thermal Resistance, Junction–to–Air P Suffix 8–Pin Package Case 626 Maximum Power Dissipation @ T _A = 50°C Thermal Resistance, Junction–to–Air	PD R _{0JA} PD R _{0JA}	0.56 180 1.0 100	W °C/W ₩ °C/W
Operating Junction Temperature	ТJ	+150	°C
Operating Ambient Temperature MC34151 MC33151 MC33151V	T _A	0 to +70 -40 to +85 -40 to +125	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS (V_{CC} = 12 V, for typical values T_A = 25°C, for min/max values T_A is the only operating

ambient temperature range that applies [Note 3], unless otherwise noted.)

6.5

_

Vcc


18

V

Ch	Symbol	Min	Тур	Max	Unit	
LOGIC INPUTS						
Input Threshold Voltage –	Output Transition High to Low State Output Transition Low to High State	VIH VIL	_ 0.8	1.75 1.58	2.6 _	V
Input Current – High State (V _{IH} = 2.6 V) – Low State (V _{IL} = 0.8 V)		IIH IIL		200 20	500 100	μΑ
DRIVE OUTPUT						
(I _{Sir} – High State (I _{So} (I _{So}	_{ik} = 50 mA) _{ik} = 400 mA)	Vol Voh	- - 10.5 10.4 9.5	0.8 1.1 1.7 11.2 11.1 10.9	1.2 1.5 2.5 - -	V
Output Pull–Down Resistor	R _{PD}	-	100	-	kΩ	
SWITCHING CHARACTERISTIC	S (T _A = 25°C)				I.	
Propagation Delay (10% Input to Logic Input to Drive Output Ris Logic Input to Drive Output Fal	e	^t PLH(in/out) ^t PHL(in/out)	-	35 36	100 100	ns
Drive Output Rise Time (10% to 90%) CL = 1.0 nF $CL = 2.5 \text{ nF}$		tr		14 31	30 -	ns
Drive Output Fall Time (90% to 10%) CL = 1.0 nF $CL = 2.5 \text{ nF}$		tf		16 32	30 -	ns
TOTAL DEVICE		•		•	•	
Power Supply Current Standby (Logic Inputs Grounde Operating (C _L = 1.0 nF Drive C		ICC	-	6.0 10.5	10 15	mA

Operating Voltage

1. For optimum switching speed, the maximum input voltage should be limited to 10 V or V_{CC}, whichever is less.2. Maximum package power dissipation limits must be observed.3. $T_{Iow} = 0^{\circ}C$ for MC34151 $-40^{\circ}C$ for MC33151Thigh = +70^{\circ}C for MC33151



5.0 V Logic Input $t_r, t_f \le 10 \text{ ns}$ 0 V t_{PHL} 90% t_{PLH} 0% t_{PLH} 0% t_{r} t_r t_r $t_$

Figure 2. Switching Characteristics Test Circuit




Figure 4. Logic Input Current versus Input Voltage




Figure 6. Drive Output Low-to-High Propagation Delay versus Logic Overdrive Voltage

Figure 3. Switching Waveform Definitions




Figure 5. Logic Input Threshold Voltage versus Temperature




Figure 7. Drive Output High-to-Low Propagation Delay versus Logic Input Overdrive Voltage




Figure 8. Propagation Delay





Figure 9. Drive Output Clamp Voltage versus Clamp Current










Figure 13. Drive Output Fall Time








Figure 12. Drive Output Rise Time




Figure 16. Supply Current versus Input Frequency

Figure 17. Supply Current versus Supply Voltage

Description

The MC34151 is a dual inverting high speed driver specifically designed to interface low current digital circuitry with power MOSFETs. This device is constructed with Schottky clamped Bipolar Analog technology which offers a high degree of performance and ruggedness in hostile industrial environments.

Input Stage

The Logic Inputs have 170 mV of hysteresis with the input threshold centered at 1.67 V. The input thresholds are insensitive to V_{CC} making this device directly compatible with CMOS and LSTTL logic families over its entire operating voltage range. Input hysteresis provides fast output switching that is independent of the input signal transition time, preventing output oscillations as the input thresholds are crossed. The inputs are designed to accept a signal amplitude ranging from ground to V_{CC}. This allows the output of one channel to directly drive the input of a second channel for master–slave operation. Each input has a 30 k Ω pull–down resistor so that an unconnected open input will cause the associated Drive Output to be in a known high state.

Output Stage

APPLICATIONS INFORMATION

Each totem pole Drive Output is capable of sourcing and sinking up to 1.5 A with a typical 'on' resistance of 2.4 Ω at 1.0 A. The low 'on' resistance allows high output currents to be attained at a lower V_{CC} than with comparative CMOS drivers. Each output has a 100 k Ω pull–down resistor to keep the MOSFET gate low when V_{CC} is less than 1.4 V. No over current or thermal protection has been designed into the device, so output shorting to V_{CC} or ground must be avoided.

Parasitic inductance in series with the load will cause the driver outputs to ring above V_{CC} during the turn-on transition, and below ground during the turn-off transition. With CMOS drivers, this mode of operation can cause a destructive output latch-up condition. The MC34151 is immune to output latch-up. The Drive Outputs contain an internal diode to V_{CC} for clamping positive voltage transients. When operating with V_{CC} at 18 V, proper power supply bypassing must be observed to prevent the output ringing from exceeding the maximum 20 V device rating. Negative output transients are clamped by the internal NPN pull-up transistor. Since full supply voltage is applied across

the NPN pull–up during the negative output transient, power dissipation at high frequencies can become excessive. Figures 20, 21, and 22 show a method of using external Schottky diode clamps to reduce driver power dissipation.

Undervoltage Lockout

An undervoltage lockout with hysteresis prevents erratic system operation at low supply voltages. The UVLO forces the Drive Outputs into a low state as V_{CC} rises from 1.4 V to the 5.8 V upper threshold. The lower UVLO threshold is 5.3 V, yielding about 500 mV of hysteresis.

Power Dissipation

Circuit performance and long term reliability are enhanced with reduced die temperature. Die temperature increase is directly related to the power that the integrated circuit must dissipate and the total thermal resistance from the junction to ambient. The formula for calculating the junction temperature with the package in free air is:

where:

TJ =	Junction Temperature
$T_A =$	Ambient Temperature
Pn-	Power Dissingtion

 $T_J = T_A + P_D (R_{\theta JA})$

 P_D = Power Dissipation $R_{\theta}J_A$ = Thermal Resistance Junction to Ambient

There are three basic components that make up total power to be dissipated when driving a capacitive load with respect to ground. They are:

where:

 $\begin{array}{lll} P_D = & P_Q + P_C + P_T \\ P_Q = & Quiescent \ Power \ Dissipation \\ P_C = & Capacitive \ Load \ Power \ Dissipation \end{array}$

 P_T = Transition Power Dissipation

The quiescent power supply current depends on the supply voltage and duty cycle as shown in Figure 17. The device's quiescent power dissipation is:

$$P_{Q} = V_{CC} \left(I_{CCL} (1-D) + I_{CCH} (D) \right)$$

- where: I_{CCL} = Supply Current with Low State Drive Outputs
 - ICCH = Supply Current with High State Drive Outputs
 - D = Output Duty Cycle

The capacitive load power dissipation is directly related to the load capacitance value, frequency, and Drive Output voltage swing. The capacitive load power dissipation per driver is:

 $\begin{array}{rcl} P_C = & V_{CC} \left(V_{OH} - V_{OL} \right) C_L \ f \\ \text{where:} & V_{OH} = & \text{High State Drive Output Voltage} \\ V_{OL} = & \text{Low State Drive Output Voltage} \\ C_L = & \text{Load Capacitance} \\ f = & \text{frequency} \end{array}$

When driving a MOSFET, the calculation of capacitive load power P_C is somewhat complicated by the changing gate to source capacitance C_{GS} as the device switches. To aid in this calculation, power MOSFET manufacturers provide

gate charge information on their data sheets. Figure 18 shows a curve of gate voltage versus gate charge for the ON Semiconductor MTM15N50. Note that there are three distinct slopes to the curve representing different input capacitance values. To completely switch the MOSFET 'on', the gate must be brought to 10 V with respect to the source. The graph shows that a gate charge Q_g of 110 nC is required when operating the MOSFET with a drain to source voltage V_{DS} of 400 V.




Figure 18. Gate–To–Source Voltage versus Gate Charge

The capacitive load power dissipation is directly related to the required gate charge, and operating frequency. The capacitive load power dissipation per driver is:

The flat region from 10 nC to 55 nC is caused by the drain-to-gate Miller capacitance, occurring while the MOSFET is in the linear region dissipating substantial amounts of power. The high output current capability of the MC34151 is able to quickly deliver the required gate charge for fast power efficient MOSFET switching. By operating the MC34151 at a higher V_{CC}, additional charge can be provided to bring the gate above 10 V. This will reduce the 'on' resistance of the MOSFET at the expense of higher driver dissipation at a given operating frequency.

The transition power dissipation is due to extremely short simultaneous conduction of internal circuit nodes when the Drive Outputs change state. The transition power dissipation per driver is approximately:

> $P_T = V_{CC} (1.08 V_{CC} C_L f - 8 y 10^{-4})$ P_T must be greater than zero.


Switching time characterization of the MC34151 is performed with fixed capacitive loads. Figure 14 shows that for small capacitance loads, the switching speed is limited by transistor turn–on/off time and the slew rate of the internal nodes. For large capacitance loads, the switching speed is limited by the maximum output current capability of the integrated circuit.

LAYOUT CONSIDERATIONS

High frequency printed circuit layout techniques are imperative to prevent excessive output ringing and overshoot. **Do not attempt to construct the driver circuit on wire-wrap or plug-in prototype boards.** When driving large capacitive loads, the printed circuit board must contain a low inductance ground plane to minimize the voltage spikes induced by the high ground ripple currents. All high current loops should be kept as short as possible using heavy copper runs to provide a low impedance high frequency path. For

The MC34151 greatly enhances the drive capabilities of common switching regulators and CMOS/TTL logic devices.

Figure 19. Enhanced System Performance with Common Switching Regulators




Output Schottky diodes are recommended when driving inductive loads at high frequencies. The diodes reduce the driver's power dissipation by preventing the output pins from being driven above V_{CC} and below ground.

Figure 21. Direct Transformer Drive

optimum drive performance, it is recommended that the initial circuit design contains dual power supply bypass capacitors connected with short leads as close to the V_{CC} pin and ground as the layout will permit. Suggested capacitors are a low inductance 0.1 μ F ceramic in parallel with a 4.7 μ F tantalum. Additional bypass capacitors may be required depending upon Drive Output loading and circuit layout.

Proper printed circuit board layout is extremely critical and cannot be over emphasized.



Series gate resistor R_g may be needed to damp high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate-source circuit. R_g will decrease the MOSFET switching speed. Schottky diode D_1 can reduce the driver's power dissipation due to excessive ringing, by preventing the output pin from being driven below ground.

Figure 20. MOSFET Parasitic Oscillations






Figure 22. Isolated MOSFET Drive




In noise sensitive applications, both conducted and radiated EMI can be reduced significantly by controlling the MOSFET's turn-on and turn-off times.

Figure 23. Controlled MOSFET Drive



The totem–pole outputs can furnish negative base current for enhanced transistor turn–off, with the addition of capacitor $\rm C_1.$

Figure 24. Bipolar Transistor Drive




The capacitor's equivalent series resistance limits the Drive Output Current to 1.5 A. An additional series resistor may be required when using tantalum or other low ESR capacitors.

Figure 25. Dual Charge Pump Converter

Output Load Regulation				
I _O (mA) +V _O (V) -V _O (
0	27.7	-13.3		
1.0	27.4	-12.9		
10	26.4	-11.9		
20	25.5	-11.2		
30	24.6	-10.5		
50	22.6	-9.4		

PACKAGE DIMENSIONS

PDIP-8 **P SUFFIX** CASE 626-05 **ISSUE L**




NOTES: 1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL 2. PACKAGE CONTOUR OPTIONAL (ROUND OR

SQUARE CORNERS). 3. DIMENSIONING AND TOLERANCING PER ANSI

Y14.5M, 1982.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.40	10.16	0.370	0.400	
В	6.10	6.60	0.240	0.260	
C	3.94	4.45	0.155	0.175	
D	0.38	0.51	0.015	0.020	
F	1.02	1.78	0.040	0.070	
G	2.54	2.54 BSC		0.100 BSC	
Н	0.76	1.27	0.030	0.050	
J	0.20	0.30	0.008	0.012	
K	2.92	3.43	0.115	0.135	
L	7.62	7.62 BSC		0.300 BSC	
Μ		10°		10°	
N	0.76	1.01	0.030	0.040	

SO-8 **D SUFFIX** CASE 751-07 **ISSUE W**



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER
 CIDE

 WICKING WICLD FRO TROSICIN 0.15 (0.006) PI SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
Н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

<u>Notes</u>

<u>Notes</u>

ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Findle: 303–675–2175 of 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.