

LMC7101 Tiny Low Power Operational Amplifier with Rail-To-Rail Input and Output

General Description

The LMC7101 is a high performance CMOS operational amplifier available in the space saving SOT 23-5 Tiny package. This makes the LMC7101 ideal for space and weight critical designs. The performance is similar to a single amplifier of the LMC6482/4 type, with rail-to-rail input and output, high open loop gain, low distortion, and low supply currents.

The main benefits of the Tiny package are most apparent in small portable electronic devices, such as mobile phones, pagers, notebook computers, personal digital assistants, and PCMCIA cards. The tiny amplifiers can be placed on a board where they are needed, simplifying board layout.



Features

- Tiny SOT23-5 package saves space—typical circuit layouts take half the space of SO-8 designs
- Guaranteed specs at 2.7V, 3V, 5V, 15V supplies
- Typical supply current 0.5 mA at 5V
- Typical total harmonic distortion of 0.01% at 5V
- 1.0 MHz gain-bandwidth
- Similar to popular LMC6482/4
- Input common-mode range includes V^- and V^+
- Tiny package outside dimensions—120 x 118 x 56 mils, 3.05 x 3.00 x 1.43 mm

Applications

- Mobile communications
- Notebooks and PDAs
- Battery powered products
- Sensor interface

Connection Diagrams



Package	Ordering Information	NSC Drawing Number	Package Marking	Supplied As
8-Pin DIP	LMC7101AIN	N08E	LMC7101AIN	Rails
8-Pin DIP	LMC7101BIN	N08E	LMC7101BIN	Rails
5-Pin SOT 23-5	LMC7101AIM5	MA05A	A00A	250 Units on Tape and Reel
5-Pin SOT 23-5	LMC7101BIM5	MA05A	A00B	250 Units on Tape and Reel
5-Pin SOT 23-5	LMC7101AIM5X	MA05A	A00A	3k Units Tape and Reel
5-Pin SOT 23-5	LMC7101BIM5X	MA05A	A00B	3k Units Tape and Reel

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 2)	2000V
Difference Input Voltage	\pm Supply Voltage
Voltage at Input/Output Pin	$(V^+) + 0.3V, (V^-) - 0.3V$
Supply Voltage ($V^+ - V^-$)	16V
Current at Input Pin	± 5 mA
Current at Output Pin (Note 3)	± 35 mA
Current at Power Supply Pin	35 mA
Lead Temp. (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature (Note 4)	150°C

Recommended Operating Conditions (Note 1)

Supply Voltage	$2.7V \leq V^+ \leq 15.5V$
Junction Temperature Range	$-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$
LMC7101AI, LMC7101BI	
Thermal Resistance (θ_{JA})	
N Package, 8-Pin Molded DIP	115°C/W
M05A Package, 5-Pin Surface Mt.	325°C/W

2.7V Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$, $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$ and $R_L > 1$ M Ω . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units
V_{OS}	Input Offset Voltage	$V^+ = 2.7V$	0.11	6	9	mV max
TCV_{OS}	Input Offset Voltage Average Drift		1			$\mu\text{V}/^\circ\text{C}$
I_B	Input Bias Current		1.0	64	64	pA max
I_{OS}	Input Offset Current		0.5	32	32	pA max
R_{IN}	Input Resistance		> 1			Tera Ω
CMRR	Common-Mode Rejection Ratio	$0V \leq V_{CM} \leq 2.7V$ $V^+ = 2.7V$	70	55	50	dB min
V_{CM}	Input Common-Mode Voltage Range	$V^+ = V$ For CMRR ≥ 50 dB	0.0	0.0	0.0	V min
			3.0	2.7	2.7	V max
PSRR	Power Supply Rejection Ratio	$V^+ = 1.35V$ to $1.65V$ $V^- = -1.35V$ to $-1.65V$ $V_{CM} = 0$	60	50	45	dB min
C_{IN}	Common-Mode Input Capacitance		3			pF
V_O	Output Swing	$R_L = 2$ k Ω	2.45	2.15	2.15	V min
			0.25	0.5	0.5	V max
		$R_L = 10$ k Ω	2.68	2.64	2.64	V min
			0.025	0.06	0.06	V max
I_S	Supply Current		0.5	0.81 0.95	0.81 0.95	mA max
SR	Slew Rate	(Note 8)	0.7			V/ μs
GBW	Gain-Bandwidth Product		0.6			MHz

3V DC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$, $V^+ = 3\text{V}$, $V^- = 0\text{V}$, $V_{CM} = 1.5\text{V}$, $V_O = V^+/2$ and $R_L = 1\text{ M}\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units
V_{OS}	Input Offset Voltage		0.11	4 6	7 9	mV max
TCV_{OS}	Input Offset Voltage Average Drift		1			$\mu\text{V}/^\circ\text{C}$
I_B	Input Current		1.0	64	64	pA max
I_{OS}	Input Offset Current		0.5	32	32	pA max
R_{IN}	Input Resistance		>1			Tera Ω
CMRR	Common-Mode Rejection Ratio	$0\text{V} \leq V_{CM} \leq 3\text{V}$ $V^+ = 3\text{V}$	74	64	60	db min
V_{CM}	Input Common-Mode Voltage Range	For CMRR $\geq 50\text{ dB}$	0.0	0.0	0.0	V min
			3.3	3.0	3.0	V max
PSRR	Power Supply Rejection Ratio	$V^+ = 1.5\text{V to } 7.5\text{V}$ $V^- = -1.5\text{V to } -7.5\text{V}$ $V_O = V_{CM} = 0$	80	68	60	dB min
C_{IN}	Common-Mode Input Capacitance		3			pF
V_O	Output Swing	$R_L = 2\text{ k}\Omega$	2.8	2.6	2.6	V min
			0.2	0.4	0.4	V max
		$R_L = 600\Omega$	2.7	2.5	2.5	V min
			0.37	0.6	0.6	V max
I_S	Supply Current		0.5	0.81 0.95	0.81 0.95	mA max

5V DC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$, $V^+ = 5\text{V}$, $V^- = 0\text{V}$, $V_{\text{CM}} = 1.5\text{V}$, $V_O = V^+/2$ and $R_L = 1\text{M}\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units
V_{OS}	Input Offset Voltage	$V^+ = 5\text{V}$	0.11	3 5	7 9	mV max
TCV_{OS}	Input Offset Voltage Average Drift		1.0			$\mu\text{V}/^\circ\text{C}$
I_{B}	Input Current		1	64	64	pA max
I_{OS}	Input Offset Current		0.5	32	32	pA max
R_{IN}	Input Resistance		>1			Tera Ω
CMRR	Common-Mode Rejection Ratio	$0\text{V} \leq V_{\text{CM}} \leq 5\text{V}$	82	65 60	60 55	db min
+PSRR	Positive Power Supply Rejection Ratio	$V^+ = 5\text{V to } 15\text{V}$ $V^- = 0\text{V}, V_O = 1.5\text{V}$	82	70 65	65 62	dB min
-PSRR	Negative Power Supply Rejection Ratio	$V^- = -5\text{V to } -15\text{V}$ $V^+ = 0\text{V}, V_O = -1.5\text{V}$	82	70 65	65 62	dB min
V_{CM}	Input Common-Mode Voltage Range	For CMRR $\geq 50\text{ dB}$	-0.3	-0.20 0.00	-0.20 0.00	V min
			5.3	5.20 5.00	5.20 5.00	V max
C_{IN}	Common-Mode Input Capacitance		3			pF
V_O	Output Swing	$R_L = 2\text{ k}\Omega$	4.9	4.7 4.6	4.7 4.6	V min
			0.1	0.18 0.24	0.18 0.24	V max
		$R_L = 600\Omega$	4.7	4.5 4.24	4.5 4.24	V min
			0.3	0.5 0.65	0.5 0.65	V max
I_{SC}	Output Short Circuit Current	Sourcing, $V_O = 0\text{V}$	24	16 11	16 11	mA min
		Sinking, $V_O = 5\text{V}$	19	11 7.5	11 7.5	mA min
I_{S}	Supply Current		0.5	0.85 1.0	0.85 1.0	mA max

5V AC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$, $V^+ = 5\text{V}$, $V^- = 0\text{V}$, $V_{\text{CM}} = 1.5\text{V}$, $V_O = V^+/2$ and $R_L = 1\text{M}\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units
T.H.D.	Total Harmonic Distortion	$F = 10\text{ kHz}$, $A_V = -2$ $R_L = 10\text{ k}\Omega$, $V_O = 4.0\text{ V}_{\text{PP}}$	0.01			%
SR	Slew Rate		1.0			$\text{V}/\mu\text{s}$
GBW	Gain_Bandwidth Product		1.0			MHz

15V DC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$, $V^+ = 15\text{V}$, $V^- = 0\text{V}$, $V_{\text{CM}} = 1.5\text{V}$, $V_O = V^+/2$ and $R_L = 1\text{M}\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units
V_{OS}	Input Offset Voltage		0.11			mV max
TCV_{OS}	Input Offset Voltage Average Drift		1.0			$\mu\text{V}/^\circ\text{C}$
I_{B}	Input Current		1.0	64	64	pA max
I_{OS}	Input Offset Current		0.5	32	32	pA max
R_{IN}	Input Resistance		> 1			Tera Ω
CMRR	Common-Mode Rejection Ratio	$0\text{V} \leq V_{\text{CM}} \leq 15\text{V}$	82	70 65	65 60	dB min
+ PSRR	Positive Power Supply Rejection Ratio	$V^+ = 5\text{V}$ to 15V $V^- = 0\text{V}$, $V_O = 1.5\text{V}$	82	70 65	65 62	dB min
- PSRR	Negative Power Supply Rejection Ratio	$V^- = -5\text{V}$ to -15V $V^+ = 0\text{V}$, $V_O = -1.5\text{V}$	82	70 65	65 62	dB min
V_{CM}	Input Common-Mode Voltage Range	$V^+ = 5\text{V}$ For CMRR $\geq 50\text{ dB}$	-0.3 15.3	-0.20 0.00 15.20 15.00	-0.20 0.00 15.20 15.00	V min V max
A_V	Large Signal Voltage Gain	$R_L = 2\text{ k}\Omega$ Sourcing (Note 7) Sinking	340 24	80 40 15 10	80 40 15 10	V/mV
		$R_L = 600\Omega$ Sourcing (Note 7) Sinking	300 15	34 6	34 6	V/mV
C_{IN}	Input Capacitance		3			pF
V_O	Output Swing	$V^+ = 15\text{V}$ $R_L = 2\text{ k}\Omega$	14.7 0.16	14.4 14.2 0.32 0.45	14.4 14.2 0.32 0.45	V min V max
		$V^+ = 15\text{V}$ $R_L = 600\Omega$	14.1 0.5	13.4 13.0 1.0 1.3	13.4 13.0 1.0 1.3	V min V max
I_{SC}	Output Short Circuit Current	Sourcing, $V_O = 0\text{V}$ (Note 9) Sinking, $V_O = 12\text{V}$ (Note 9)	50 50	30 20 30 20	30 20 30 20	mA min mA min
I_{S}	Supply Current		0.8	1.50 1.71	1.50 1.71	mA max

15V AC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$, $V^+ = 15\text{V}$, $V^- = 0\text{V}$, $V_{CM} = 1.5\text{V}$, $V_O = V^+/2$ and $R_L = 1\text{M}\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units
SR	Slew Rate	$V^+ = 15\text{V}$ (Note 8)	1.1	0.5 0.4	0.5 0.4	$\text{V}/\mu\text{s}$ min
GBW	Gain-Bandwidth Product	$V^+ = 15\text{V}$	1.1			MHz
ϕ_m	Phase Margin		45			Deg
G_m	Gain Margin		10			dB
e_n	Input-Referred Voltage Noise	$F = 1\text{kHz}$ $V_{CM} = 1\text{V}$	37			$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
i_n	Input-Referred Current Noise	$F = 1\text{kHz}$	1.5			$\frac{\text{fA}}{\sqrt{\text{Hz}}}$
T.H.D.	Total Harmonic Distortion	$F = 10\text{kHz}$, $A_V = -2$ $R_L = 10\text{k}\Omega$, $V_O = 8.5\text{V}_{PP}$	0.01			%

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, 1.5 k Ω in series with 100 pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C.

Note 4: The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} and T_A . The maximum allowable power dissipation at any ambient temperature is $PD = (T_{J(max)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: $V^+ = 15\text{V}$, $V_{CM} = 1.5\text{V}$ and R_L connect to 7.5V. For Sourcing tests, $7.5\text{V} \leq V_O \leq 12.5\text{V}$. For Sinking tests, $2.5\text{V} \leq V_O \leq 7.5\text{V}$.


Note 8: $V^+ = 15\text{V}$. Connected as a Voltage Follower with a 10V step input. Number specified is the slower of the positive and negative slew rates. $R_L = 100\text{k}\Omega$ connected to 7.5V. Amp excited with 1 kHz to produce $V_O = 10\text{V}_{PP}$.

Note 9: Do not short circuit output to V^+ when V^+ is greater than 12V or reliability will be adversely affected.


Typical Performance Characteristics $V_S = +2.7V$, Single Supply, $T_A = 25^\circ C$ unless specified

2.7V PERFORMANCE


Open Loop Frequency Response (2.7V)




Input Voltage vs Output Voltage (2.7V)




Gain and Phase vs Capacitance Load (2.7V)




Gain and Phase vs Capacitance Load (2.7V)




dVos vs Supply Voltage




dVos vs Common Mode Voltage (2.7V)



Sinking Current vs Output Voltage (2.7V)



Sourcing Current vs Output Voltage (2.7V)









TL/H/11991-15







Typical Performance Characteristics

Single Supply, $T_A = 25^\circ\text{C}$ unless specified (Continued)

3V PERFORMANCE



5V PERFORMANCE




TL/H/11991-3


Typical Performance Characteristics

$V_S = +15V$, Single Supply, $T_A = 25^\circ C$ unless specified (Continued)


Open Loop Frequency Response (15V)




Input Voltage vs Output Voltage (15V)




Input Voltage Noise vs Input Voltage (15V)




Sourcing Current vs Output Voltage (15V)




Sinking Current vs Output Voltage (15V)




CMRR vs Input Voltage (15V)




Supply Current vs Supply Voltage




Input Current vs Temperature




Output Voltage Swing vs Supply Voltage




Input Voltage Noise vs Frequency



Positive PSRR vs Frequency















Negative PSRR vs Frequency



TL/H/11991-4

Typical Performance Characteristics

$V_S = +15V$, Single Supply, $T_A = 25^\circ C$ unless specified (Continued)




TL/H/11991-5

Typical Performance Characteristics


$V_S = +15V$, Single Supply, $T_A = 25^\circ C$ unless specified (Continued)

Inverting Small Signal Pulse Response




TIME (1 μs/DIV)

Inverting Large Signal Pulse Response




TIME (1 μs/DIV)

Inverting Large Signal Pulse Response




TIME (1 μs/DIV)

Inverting Large Signal Pulse Response




TIME (1 μs/DIV)

Non-Inverting Small Signal Pulse Response




TIME (1 μs/DIV)

Non-Inverting Small Signal Pulse Response




TIME (1 μs/DIV)

Non-Inverting Small Signal Pulse Response




TIME (1 μs/DIV)

Non-Inverting Large Signal Pulse Response




TIME (1 μs/DIV)

Non-Inverting Large Signal Pulse Response




TIME (1 μs/DIV)

Non-Inverting Large Signal Pulse Response




TIME (1 μs/DIV)

Stability vs Capacitive Load







Stability vs Capacitive Load



TL/H/11991-6

Typical Performance Characteristics

$V_S = +15V$, Single Supply, $T_A = 25^\circ C$ unless specified (Continued)



TL/H/11991-7

Application Information

1.0 Benefits of the LMC7101 Tiny Amp

Size. The small footprint of the SOT 23-5 packaged Tiny amp, (0.120 x 0.118 inches, 3.05 x 3.00 mm) saves space on printed circuit boards, and enable the design of smaller electronic products. Because they are easier to carry, many customers prefer smaller and lighter products.

Height. The height (0.056 inches, 1.43 mm) of the Tiny amp makes it possible to use it in PCMCIA type III cards.

Signal Integrity. Signals can pick up noise between the signal source and the amplifier. By using a physically smaller amplifier package, the Tiny amp can be placed closer to the signal source, reducing noise pickup and increasing signal integrity. The Tiny amp can also be placed next to the signal destination, such as a buffer for the reference of an analog to digital converter.

Simplified Board Layout. The Tiny amp can simplify board layout in several ways. First, by placing an amp where amps are needed, instead of routing signals to a dual or quad device, long pc traces may be avoided.

By using multiple Tiny amps instead of duals or quads, complex signal routing and possibly crosstalk can be reduced.

DIPs available for prototyping. LMC7101 amplifiers packaged in conventional 8-pin dip packages can be used for prototyping and evaluation without the need to use surface mounting in early project stages.

Tapes of ten for prototyping. The SOT23-5 packaged devices are available in convenient and economical ten unit tapes for prototypes, evaluation, and small production runs.

Low THD. The high open loop gain of the LMC7101 amp allows it to achieve very low audio distortion—typically 0.01% at 10 kHz with a 10 k Ω load at 5V supplies. This makes the Tiny an excellent for audio, modems, and low frequency signal processing.


Low Supply Current. The typical 0.5 mA supply current of the LMC7101 extends battery life in portable applications, and may allow the reduction of the size of batteries in some applications.

Wide Voltage Range. The LMC7101 is characterized at 15V, 5V and 3V. Performance data is provided at these popular voltages. This wide voltage range makes the LMC7101 a good choice for devices where the voltage may vary over the life of the batteries.

2.0 Input Common Mode Voltage Range


The LMC7101 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage. *Figure 1* shows an input voltage exceeding both supplies with no resulting phase inversion of the output.

The absolute maximum input voltage is 300 mV beyond either rail at room temperature. Voltages greatly exceeding this maximum rating, as in *Figure 2*, can cause excessive current to flow in or out of the input pins, adversely affecting reliability.



TL/H/11991-8


FIGURE 1. An Input Voltage Signal Exceeds the LMC7101 Power Supply Voltages with No Output Phase Inversion



TL/H/11991-9

FIGURE 2. A $\pm 7.5V$ Input Signal Greatly Exceeds the 3V Supply in *Figure 3* Causing No Phase Inversion Due to R_I

Applications that exceed this rating must externally limit the maximum input current to ± 5 mA with an input resistor as shown in *Figure 3*.



TL/H/11991-10

FIGURE 3. R_I Input Current Protection for Voltages Exceeding the Supply Voltage


3.0 Rail-To-Rail Output

The approximate output resistance of the LMC7101 is 180 Ω sourcing and 130 Ω sinking at $V_S = 3V$ and 110 Ω sourcing and 80 Ω sinking at $V_S = 5V$. Using the calculated output resistance, maximum output voltage swing can be estimated as a function of load.

4.0 Capacitive Load Tolerance

The LMC7101 can typically directly drive a 100 pF load with $V_S = 15V$ at unity gain without oscillating. The unity gain follower is the most sensitive configuration. Direct capacitive loading reduces the phase margin of op-amps. The combination of the op-amp's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation.

Capacitive load compensation can be accomplished using resistive isolation as shown in *Figure 4*. This simple technique is useful for isolating the capacitive input of multiplexers and A/D converters.



TL/H/11991-11

FIGURE 4. Resistive Isolation of a 330 pF Capacitive Load

5.0 Compensating for Input Capacitance when Using Large Value Feedback Resistors

When using very large value feedback resistors, (usually $> 500 k\Omega$) the large feedback resistance can react with the input capacitance due to transducers, photodiodes, and circuit board parasitics to reduce phase margins.

The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in *Figure 5*), C_f is first estimated by:


$$\frac{1}{2\pi R_1 C_{IN}} \geq \frac{1}{2\pi R_2 C_f}$$

or

$$R_1 C_{IN} \leq R_2 C_f$$

which typically provides significant overcompensation.

Printed circuit board stray capacitance may be larger or smaller than that of a breadboard, so the actual optimum value for C_f may be different. The values of C_f should be checked on the actual circuit. (Refer to the LMC660 quad CMOS amplifier data sheet for a more detailed discussion.)



TL/H/11991-12


FIGURE 5. Cancelling the Effect of Input Capacitance

SOT-23-5 Tape and Reel Specification

TAPE FORMAT

Tape Section	# Cavities	Cavity Status	Cover Tape Status
Leader (Start End)	0 (min)	Empty	Sealed
	75 (min)	Empty	Sealed
Carrier	3000	Filled	Sealed
	250	Filled	Sealed
Trailer (Hub End)	125 (min)	Empty	Sealed
	0 (min)	Empty	Sealed

TAPE DIMENSIONS




TL/H/11991-13

8 mm	0.130 (3.3)	0.124 (3.15)	0.130 (3.3)	0.126 (3.2)	0.138 ± 0.002 (3.5 ± 0.05)	0.055 ± 0.004 (1.4 ± 0.11)	0.157 (4)	0.315 ± 0.012 (8 ± 0.3)
Tape Size	DIM A	DIM A ₀	DIM B	DIM B ₀	DIM F	DIM K ₀	DIM P1	DIM W

SOT-23-5 Tape and Reel Specification (Continued)

REEL DIMENSIONS





8 mm	7.00	0.059	0.512	0.795	2.165	0.331 + 0.059/−0.000	0.567	W1 + 0.078/−0.039
	330.00	1.50	13.00	20.20	55.00	8.40 + 1.50/−0.00	14.40	W1 + 2.00/−1.00
Tape Size	A	B	C	D	N	W1	W2	W3

6.0 SPICE Macromodel



A SPICE macromodel is available for the LMC7101. This model includes simulation of:

- Input common-mode voltage range
- Frequency and transient response
- GBW dependence on loading conditions
- Quiescent and dynamic supply current
- Output swing dependence on loading conditions and many more characteristics as listed on the macro model disk. Contact your local National Semiconductor sales office to obtain an operational amplifier spice model library disk.

Physical Dimensions inches (millimeters)



LAND PATTERN RECOMMENDATION




MA05A (REV D)

*Suffix indicates number of units. See Ordering Information on first page.

5-Pin SOT Package
Order Package Number LMC7101AIM5* or LMC7101BIM5*
NS Package Number MA05A

Physical Dimensions inches (millimeters) (Continued)



8-Pin Molded DIP
8-Lead (0.300" Wide) Molded Dual-In-Line Package
Order Package Number LMC7101AIN or LMC7101BIN
NS Package Number N08E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
 2900 Semiconductor Drive
 P.O. Box 58090
 Santa Clara, CA 95052-8090
 Tel: (408) 272-9959
 TWX: (910) 339-9240

National Semiconductor GmbH
 Livny-Gargan-Str. 10
 D-82256 Fürstenfeldbruck
 Germany
 Tel: (81-41) 35-0
 Telex: 527849
 Fax: (81-41) 35-1

National Semiconductor Japan Ltd.
 Sumitomo Chemical Engineering Center
 Bldg. 7F
 1-7-1, Nakase, Mihama-Ku
 Chiba-City,
 Ciba Prefecture 261
 Tel: (043) 299-2300
 Fax: (043) 299-2500

National Semiconductor Hong Kong Ltd.
 13th Floor, Straight Block,
 Ocean Centre, 5 Canton Rd.
 Tsimshatsui, Kowloon
 Hong Kong
 Tel: (852) 2737-1600
 Fax: (852) 2736-9960

National Semicondutores Do Brazil Ltda.
 Rue Deputado Lacorda Franco
 120-3A
 Sao Paulo-SP
 Brazil 05418-000
 Tel: (55-11) 212-5066
 Telex: 391-1131931 NSBR BR
 Fax: (55-11) 212-1181

National Semiconductor (Australia) Pty. Ltd.
 Building 16
 Business Park Drive
 Monash Business Park
 Nottingham, Melbourne
 Victoria 3168 Australia
 Tel: (3) 558-9999
 Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.