


## HEXFET® Power MOSFET

- Surface Mount
- Available in Tape & Reel
- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- P-Channel
- Fast Switching
- Ease of Paralleling




$V_{DSS} = -60V$   
 $R_{DS(on)} = 0.50\Omega$   
 $I_D = -1.8A$

### Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SOT-223 package is designed for surface-mounting using vapor phase, infra red, or wave soldering techniques. Its unique package design allows for easy automatic pick-and-place as with other SOT or SOIC packages but has the added advantage of improved thermal performance due to an enlarged tab for heatsinking. Power dissipation of greater than 1.25W is possible in a typical surface mount application.



SOT-223

### Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ -10 V$	-1.8	
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ -10 V$	-1.1	A
$I_{DM}$	Pulsed Drain Current ①	-14	
$P_D @ T_C = 25^\circ C$	Power Dissipation	3.1	
$P_D @ T_A = 25^\circ C$	Power Dissipation (PCB Mount)**	2.0	W
	Linear Derating Factor	0.025	
	Linear Derating Factor (PCB Mount)**	0.017	W/ $^\circ C$
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulse Avalanche Energy ②	140	mJ
$I_{AR}$	Avalanche Current ①	-1.8	A
$E_{AR}$	Repetitive Avalanche Energy ①	0.31	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$ ③	-4.5	V/ns
$T_J, T_{STG}$	Junction and Storage Temperature Range	-55 to +150	$^\circ C$
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

### Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-PCB	—	—	40	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient (PCB mount)**	—	—	60	$^\circ C/W$

\*\* When mounted on 1" square PCB (FR-4 or G-10 Material).

For recommended footprint and soldering techniques refer to application note #AN-994.

**Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**


	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	-60	—	—	V	$V_{\text{GS}}=0\text{V}$ , $I_D=-250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	-0.059	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D=-1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.50	$\Omega$	$V_{\text{GS}}=-10\text{V}$ , $I_D=-1.1\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	-2.0	—	-4.0	V	$V_{\text{DS}}=V_{\text{GS}}$ , $I_D=250\mu\text{A}$
$g_{\text{fs}}$	Forward Transconductance	1.3	—	—	S	$V_{\text{DS}}=-25\text{V}$ , $I_D=-1.1\text{A}$ ④
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	-100	$\mu\text{A}$	$V_{\text{DS}}=-60\text{V}$ , $V_{\text{GS}}=0\text{V}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	-100	nA	$V_{\text{GS}}=-20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	100	nA	$V_{\text{GS}}=20\text{V}$
$Q_g$	Total Gate Charge	—	—	12	nC	$I_D=-6.7\text{A}$
$Q_{\text{qs}}$	Gate-to-Source Charge	—	—	3.8	nC	$V_{\text{DS}}=-48\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	—	—	5.1	nC	$V_{\text{GS}}=-10\text{V}$ See Fig. 6 and 13 ④
$t_{\text{el(on)}}$	Turn-On Delay Time	—	11	—	ns	$V_{\text{DD}}=30\text{V}$
$t_{\text{r}}$	Rise Time	—	63	—	ns	$I_D=-6.7\text{A}$
$t_{\text{el(off)}}$	Turn-Off Delay Time	—	9.6	—	ns	$R_G=24\Omega$
$t_f$	Fall Time	—	31	—	ns	$R_D=4.0\Omega$ See Figure 10 ④
$L_D$	Internal Drain Inductance	—	4.0	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact
$L_S$	Internal Source Inductance	—	6.0	—	nH	
$C_{\text{iss}}$	Input Capacitance	—	270	—	pF	$V_{\text{GS}}=0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	170	—	pF	$V_{\text{DS}}=-25\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	31	—	pF	$f=1.0\text{MHz}$ See Figure 5

**Source-Drain Ratings and Characteristics**


	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	-1.8	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{\text{SM}}$	Pulsed Source Current (Body Diode) ①	—	—	-14		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	-5.5	V	$T_J=25^\circ\text{C}$ , $I_S=-1.8\text{A}$ , $V_{\text{GS}}=0\text{V}$ ④
$t_{\text{rr}}$	Reverse Recovery Time	—	80	160	ns	$T_J=25^\circ\text{C}$ , $I_F=-6.7\text{A}$
$Q_{\text{rr}}$	Reverse Recovery Charge	—	0.096	0.19	$\mu\text{C}$	$dI/dt=100\text{A}/\mu\text{s}$ ④
$t_{\text{on}}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S+L_D$ )				

Notes:


① Repetitive rating; pulse width limited by  
max. junction temperature (See Figure 11)③  $I_{\text{SD}} \leq -6.7\text{A}$ ,  $di/dt \leq 90\text{A}/\mu\text{s}$ ,  $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$ ,  
 $T_J \leq 150^\circ\text{C}$ ②  $V_{\text{DD}}=-25\text{V}$ , starting  $T_J=25^\circ\text{C}$ ,  $L=50\text{mH}$   
 $R_G=25\Omega$ ,  $I_{\text{AS}}=-1.8\text{A}$  (See Figure 12)④ Pulse width  $\leq 300\ \mu\text{s}$ ; duty cycle  $\leq 2\%$ .




**Fig 1.** Typical Output Characteristics,  
 $T_c = 25^\circ\text{C}$




**Fig 2.** Typical Output Characteristics,  
 $T_c = 150^\circ\text{C}$




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
Vs. Temperature




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode  
Forward Voltage



**Fig 8.** Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1506

Appendix B: Package Outline Mechanical Drawing – See page 1508

Appendix C: Part Marking Information – See page 1516

Appendix D: Tape &amp; Reel Information – See page 1522

**International**  
**Rectifier**