

Features

- Operating voltage: f_{SYS}=4MHz: 3.3V~5.5V f_{SYS}=8MHz: 4.5V~5.5V
- 13 bidirectional I/O lines (max.)
- 1 interrupt input shared with an I/O line
- 8-bit programmable timer/event counter with overflow interrupt and 7-stage prescaler
- On-chip crystal and RC oscillator
- Watchdog Timer
- 2048×14 program memory PROM
- 64×8 data memory RAM
- Supports PFD for sound generation
- HALT function and wake-up feature reduce power consumption
- **General Description**


The device is an 8-bit high performance RISC-like microcontroller designed for multiple I/O product applications. The device is particularly suitable for use in products such as battery charger controllers and A/D applications. A HALT feature is included to reduce power consumption.

- Up to $0.5 \mu s$ instruction cycle with 8MHz system clock at $V_{DD}{=}5V$
- Six-level subroutine nesting
- 4 channels 9-bit resolution (8-bit accuracy) A/D converter
- 1 channel (6+2)-bit PWM output shared with an I/O line
- Bit manipulation instruction
- 14-bit table read instruction
- 63 powerful instructions
- All instructions in one or two machine cycles
- Low voltage reset function
- 18-pin DIP/SOP package


The program and option memories can be electrically programmed, making the microcontroller suitable for use in product development.



Block Diagram



Pin Assignment





Pin Description

Pin No.	Pin Name	I/O	ROM Code Option	Description
4~2 1 18 17 16, 15	PA0~PA2 PA3/PFD PA4/TMR PA5/INT PA6, PA7	I/O	Pull-high Wake-up PA3 or PFD	Bidirectional 8-bit input/output port. Each bit can be configured as wake-up input by ROM code option. Software instructions determine the CMOS output or Schmitt trigger input with or without pull-high resistor (determined by pull-high options: bit option). The PFD, TMR and INT are pin-shared with PA3, PA4 and PA5, respectively.
8 7 6 5	PB0/AN0 PB1/AN1 PB2/AN2 PB3/AN3	I/O	Pull-high	Bidirectional 4-bit input/output port. Software instructions determine the CMOS output, Schmitt trigger input with or without pull-high resistor (determined by pull-high options: bit option) or A/D input. Once a PB line is selected as an A/D input (by using software control), the I/O function and pull-high resistor are disabled automatically.
9	VSS	—		Negative power supply, ground.
10	PD0/PWM	I/O	Pull-high PD0 or PWM	Bidirectional I/O line. Software instructions determine the CMOS output, Schmitt trigger input with or without a pull-high resistor (determined by pull-high options: bit option). The PWM output function is pin-shared with PD0 (dependent on PWM options).
11	RES	Ι	_	Schmitt trigger reset input. Active low.
12	VDD			Positive power supply
13 14	OSC1 OSC2	I O	Crystal or RC	OSC1, OSC2 are connected to an RC network or a Crystal (determined by ROM code option) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock.

Absolute Maximum Ratings

Supply VoltageV_SS-0.3V to V_SS+5.5V	Storage Temperature50°C to 125°C
Input VoltageV_{SS}=0.3V to V_{DD}+0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	Farameter	V_{DD}	Conditions	WIITI.			
V _{DD1}	Operating Voltage	_	f _{SYS} =4MHz	3.3		5.5	V
V _{DD2}	Operating Voltage	_	f _{SYS} =8MHz	4.5	_	5.5	V
1	On emotion of Comments (Commented OCCC)	3.3V	No load, f _{SYS} =4MHz		1.3	3	mA
I _{DD1}	Operating Current (Crystal OSC)	5V	ADC disable	_	3	5	mA
1		3.3V	No load, f _{SYS} =4MHz	_	1.3	3	mA
I _{DD2}	Operating Current (RC OSC)	5V	ADC disable		3	5	mA
I _{DD3}	Operating Current	5V	No load, fsys=8MHz ADC disable	_	4	8	mA
1	Only ADC Enchla Others Dischla	3.3V	Neleed		1	2	mA
ADC	Only ADC Enable, Others Disable	5V	No load		2	4	mA
1		3.3V			_	5	μA
I _{STB1}	Standby Current (WDT Enabled)	5V	No load, system HALT	_	_	10	μA
I	Standby Current (MDT Dischlad)	3.3V	No load, system HALT	_		1	μA
I _{STB2}	Standby Current (WDT Disabled)	5V	No load, system HALT	_	_	2	μA
V _{AD}	A/D Input Voltage	_		0		V _{DD}	V
V	Input Low Voltage for I/O Ports,	3.3V		0		0.3V _{DD}	V
V _{IL1}	TMR and INT	5V		0	_	$0.3V_{DD}$	V
V _{IH1}	Input High Voltage for I/O Ports,	3.3V		$0.7V_{DD}$		V _{DD}	V
VIH1	TMR and INT	5V		$0.7V_{DD}$		V _{DD}	V
V _{IL2}		3.3V		0		$0.4V_{DD}$	V
VIL2	Input Low Voltage (RES)	5V		0		$0.4V_{DD}$	V
V _{IH2}	Input High Voltage (BES)	3.3V		$0.9V_{DD}$	_	V _{DD}	V
VIH2	Input High Voltage (RES)	5V		$0.9V_{DD}$	_	V _{DD}	V
V _{LVR}	Low Voltage Reset			2.7	3.0	3.3	V
1	1/0 Dout Sink Current	3.3V	V _{OL} =0.1V _{DD}	4	8	_	mA
I _{OL}	I/O Port Sink Current	5V	V _{OL} =0.1V _{DD}	10	20		mA
1	VO Dort Source Current	3.3V	V _{OH} =0.9V _{DD}	-2	-4	_	mA
I _{ОН}	I/O Port Source Current	5V	V _{OH} =0.9V _{DD}	-5	-10	_	mA
D	Dull bish Desister :	3.3V		40	60	80	kΩ
R _{PH}	Pull-high Resistance	5V		10	30	50	kΩ
E _{AD}	A/D Conversion Error	_	_	_	±0.5	±1	LSB



A.C. Characteristics

Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit	
Symbol	Farameter	V_{DD}	Conditions	WIII.	тур.	Wax.	Cint	
f	System Cleak (Crystel OSC)	3.3V		400	_	4000	kHz	
f _{SYS1}	System Clock (Crystal OSC)	5V	_	400	_	8000	kHz	
f	System Cleak (DC OSC)	3.3V	_	400	_	4000	kHz	
f _{SYS2}	System Clock (RC OSC)	5V	_	400	_	8000	kHz	
f		3.3V	_	0	_	4000	kHz	
f _{TIMER}	Timer I/P Frequency (TMR)	5V	_	0	_	8000	kHz	
t _{AD}	A/D Clock Period	5V	_	1	_		μs	
t _{ADC}	A/D Conversion Time	_	_	_	76	_	t _{AD}	
+	Watah dag Qapillatan	3.3V		43	86	168	μs	
twdtosc	Watchdog Oscillator	5V	_	36	72	144	μs	
t	Watchdog Time-out Period (RC)	3.3V		1.4	2.8~5.6	11	s	
t _{WDT1}	Watchdog Time-out Fehod (RC)	5V	—	1.1	2.3~4.7	9.4	s	
t _{WDT2}	Watchdog Time-out Period (System Clock)	-	_	2 ¹⁷	_	2 ¹⁸	t _{SYS}	
t _{RES}	External Reset Low Pulse Width	_		1			μs	
t _{SST}	System Start-up Timer Period	_	Wake-up from HALT	_	1024	_	*t _{SYS}	
t _{INT}	Interrupt Pulse Width		_	1	_		μs	

Note: *t_{SYS}=1/f_{SYS}



Functional Description

Execution flow

The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program counter – PC

The program counter (PC) controls the sequence in which the instructions stored in program PROM are executed and its contents specify full range of program memory.


After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.



Execution flow

Mode	Program Counter										
Mode	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter Overflow	0	0	0	0	0	0	0	1	0	0	0
A/D Converter Interrupt	0	0	0	0	0	0	0	1	1	0	0
Skip	PC+2										
Loading PCL	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program counter

Note: *10~*0: Program counter bits

#10~#0: Instruction code bits

S10~S0: Stack register bits @7~@0: PCL bits



Program memory - PROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 2048×14 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

Location 000H


This area is reserved for program initialization. After chip reset, the program always begins execution at location 000H.

Location 004H

This area is reserved for the external interrupt service program. If the input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the timer/event counter interrupt service program. If a timer interrupt results from a timer/event counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.



Program memory

Location 00CH

This area is reserved for the A/D converter interrupt service program. If an A/D converter interrupt results from an end of A/D conversion, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Table location

Any location in the PROM space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining 2 bits are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack register – STACK

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into 6 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine,

Instruction					Tab	le Locat	ion				
Instruction	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table location

P10~P8: Current program counter bits

Note: *10~*0: Table location bits

@7~@0: Table pointer bits



signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 6 return addresses are stored).

Data memory - RAM

The data memory is designed with 85×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (64×8). Most are read/write, but some are read only.


The special function registers include the indirect addressing register (00H), timer/event counter (TMR;0DH), timer/event counter control register (TMRC;0EH), program counter lower-order byte register (PCL;06H), memory pointer register (MP;01H), accumulator (ACC;05H), table pointer (TBLP;07H), table higher-order byte register (TBLH;08H), status register (STATUS;0AH), interrupt control register (INTC;0BH), PWM data register (PWM,1AH), the A/D result lower-order byte register (ADRL;20H), the A/D result higher-order byte register (ADRH;21H), the A/D control register (ADCR;22H), the A/D clock setting register (ACSR;23H), I/O registers (PA;12H, PB;14H, PD;18H) and I/O control registers (PAC;13H, PBC;15H, PDC;19H). The remaining space before the 40H is reserved for future expanded usage and reading these locations will get "00H". The general purpose data memory, addressed from 40H to 7FH, is used for data and control information under instruction commands.


All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer register (MP;01H).

Indirect addressing register

Location 00H is an indirect addressing register that is not physically implemented. Any read/write operation of [00H] accesses data memory pointed to by MP (01H). Reading location 00H itself indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer register MP (01H) is a 7-bit register. The bit 7 of MP is undefined and reading will return the result "1". Any writing operation to MP will only transfer the





Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

Arithmetic and logic unit - ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.



Status register - STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PD), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PD flag. In addition operations related to the status register may give different results from those intended. The TO flag can be affected only by system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PD flag can be affected only by executing the "HALT" or "CLR WDT" instruction or a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Interrupt

The device provides an external interrupt, internal timer/event counter interrupt and A/D converter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may happen during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program

Labels	Bits	Function
С	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
OV	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PD	4	PD is cleared by system power-up or executing the "CLR WDT" instruction. PD is set by executing the "HALT" instruction.
то	5	TO is cleared by system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
_	6, 7	Unused bit, read as "0"

Status register

Register	Bit No.	Label	Function
	0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)
	1	EEI	Controls the external interrupt (1= enabled; 0= disabled)
	2	ETI	Controls the timer/event counter interrupt (1= enabled; 0= disabled)
INTC	3	EADI	Controls the A/D converter interrupt (1= enabled; 0= disabled)
(0BH)	4	EIF	External interrupt request flag (1= active; 0= inactive)
	5	TF	Internal timer/event counter request flag (1= active; 0= inactive)
	6	ADF	A/D converter request flag (1= active; 0= inactive)
	7		Unused bit, read as "0"

INTC register

which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of and the related interrupt request flag (EIF; bit 4 of INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 5 of INTC), caused by a timer overflow. When the interrupt is enabled, the stack is not full and the TF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

The A/D converter interrupt is initialized by setting the A/D converter request flag (ADF; bit 6 of INTC), caused by an end of A/D conversion. When the interrupt is enabled, the stack is not full and the ADF is set, a subroutine call to location 0CH will occur. The related interrupt request flag (ADF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (of course, if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.


Interrupts, occurring in the interval between the rising edges of two consecutive pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

No.	Interrupt Source	Priority	Vector
а	External Interrupt	1	
b	Timer/event Counter Overflow	2	
с	A/D Converter Interrupt	3	

The timer/event counter interrupt request flag (TF), external interrupt request flag (EIF), A/D converter request flag (ADF), enable timer/event counter bit (ETI), enable external interrupt bit (EEI), enable A/D converter interrupt bit (EADI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI, ETI, EADI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (TF, EIF, ADF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction. It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator configuration

There are two oscillator circuits in the microcontroller.



System oscillator

Both are designed for system clocks, namely the RC oscillator and the Crystal oscillator, which are determined by the ROM code option. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, an external resistor between and VSS is required and the resistance must range from $30k\Omega$ to $750k\Omega$. The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.


If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. Instead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required (If the oscillating frequency is less than 1MHz).

The oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works with a period of approximately 72μ s@5V. The WDT oscillator can be disabled by ROM code option to conserve power.

Watchdog Timer - WDT

The clock source of is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4), decided by ROM code option. This timer is designed to prevent a software malfunction or





Watchdog Timer

sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by a ROM code option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal oscillator (RC oscillator with a period of 72 μ s@5V normally) is selected, it is divided by 32768~65536 to get the nominal time-out period of approximately 2.3s@5V~ 4.7s@5V. This time-out period may vary with temperatures, and process variations. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

The WDT overflow under normal operation will initialize "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset", and only the PC and SP are reset to zero. To clear the contents of WDT, three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction include "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the ROM code option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Power down operation - HALT

The HALT mode is initialized by the "HALT" instruction and results in the following...

- The system oscillator will be turned off but the WDT oscillator keeps running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT will be cleared and recounted again (if the WDT clock is from the WDT oscillator).

- All of the I/O ports maintain their original status.
- The PD flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PD flags are examined, the reason for chip reset can be determined. The PD flag is cleared by system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the PC and SP; the others keep their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by the ROM code option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it is awakening from an interrupt, two sequences may happen. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy period will be inserted after wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- · WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the PC and SP, leaving the other circuits in their original state. Some registers remain un-



HT46R47

changed during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PD and TO flags, the program can distinguish between different "chip resets".

то		RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	wake-up HALT


Note: "u" means "unchanged"

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system reset (power-up, time-out or RES reset) or the system awakes from the HALT state.


When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.


The functional unit chip reset status are shown below.

PC	000H
Interrupt	Disable
WDT	Clear. After master reset, WDT begins counting
Timer/event Counter	Off
Input/output Ports	Input mode
SP	Points to the top of the stack



Reset timing chart





Reset configuration



Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMR	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMRC	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu
Program Counter	000H	000H	000H	000H	000H
MP	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLP	XXXX XXXX	นนนน นนนน	սսսս սսսս	uuuu uuuu	սսսս սսսս
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PAC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PB	1111	1111	1111	1111	uuuu
PBC	1111	1111	1111	1111	uuuu
PD	1	1	1	1	u
PDC	1	1	1	1	u
PWM	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
ADRL	x	X	X	X	u
ADRH	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
ADCR	0100 0000	0100 0000	0100 0000	0100 0000	นนนน นนนน
ACSR	100	100	100	100	uuu

The registers' states are summarized in the following table.

Note: "*" stands for "warm reset" "u" stands for "unchanged"

"x" stands for "unknown"

Timer/Event Counter

A timer/event counter (TMR) is implemented in the microcontroller. The timer/event counter contains an 8-bit programmable count-up counter and the clock may come from an external source or the system clock.

Using external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

The timer/event counter can generate PFD signal by using external or internal clock and PFD frequency is determine by the equation $f_{INT}/[2\times(256-N)]$.

There are 2 registers related to the timer/event counter; ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location; writing TMR makes the starting value be placed in the timer/event counter preload register and reading TMR gets the contents of the timer/event counter. The TMRC is a timer/event counter control register, which defines some options.

The , TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR) pin. The timer mode functions as a normal timer with the clock source coming from the fINT clock. The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR). The counting is based on the f_{INT}.


In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFH. Once over-flow occurs, the counter is reloaded from the timer/event counter preload register and generates the interrupt request flag (TF; bit 5 of INTC) at the same time.

In the pulse width measurement mode with the TON and TE bits equal to one, once the TMR has received a transient from low to high (or high to low if the TE bits is "0") it will start counting until the TMR returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle



Label (TMRC)	Bits	Function
PSC0~PSC2	0~2	To define the prescaler stages, PSC2, PSC1, PSC0= 000: $f_{INT}=f_{SYS}$ 001: $f_{INT}=f_{SYS}/2$ 010: $f_{INT}=f_{SYS}/4$ 011: $f_{INT}=f_{SYS}/8$ 100: $f_{INT}=f_{SYS}/16$ 101: $f_{INT}=f_{SYS}/32$ 110: $f_{INT}=f_{SYS}/64$ 111: $f_{INT}=f_{SYS}/128$
TE	3	To define the TMR active edge of timer/event counter (0=active on low to high; 1=active on high to low)
TON	4	To enable/disable timer counting (0=disabled; 1=enabled)
	5	Unused bit, read as "0"
ТМ0 ТМ1	6 7	To define the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMRC register





measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (TON; bit 4 of TMRC) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instructions. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ETI can disable the interrupt service.

In the case of timer/event counter OFF condition, writing data to the timer/event counter register will also reload that data to the timer/event counter. But if the timer/event counter is turned on, data written to it will only be kept in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs. When the timer/event counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may results in a counting error, this must be taken into consideration by the programmer.

The bit0~bit2 of the can be used to define the pre-scaling stages of the internal clock sources of timer/event counter. The definitions are as shown. The overflow signal of timer/event counter can be used to generate the PFD signal.



Input/output ports

There are 13 bidirectional input/output lines in the , labeled as PA, PB and PD, which are mapped to the data memory of [12H], [14H] and [18H] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H or 18H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, , PDC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically (i.e. on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For output function, CMOS is the only configuration. These control registers are mapped to locations , 15H and 19H.

After a chip reset, these input/output lines remain at high levels or floating state (dependent on pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H or 18H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].", "CLR

[m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.


Each line of port A has the capability of waking-up the device. The highest 4-bit of port B and 7 bits of port D are not physically implemented; on reading them a "0" is returned whereas writing then results in a no-operation. See Application note.

Each I/O line has a pull-high option. Once the pull-high option is selected, the I/O line has a pull-high resistor, otherwise, there's none. Take note that a non-pull-high I/O line operating in input mode will cause a floating state.

The PA3 is pin-shared with the PFD signal. If the PFD option is selected, the output signal in output mode of PA3 will be the PFD signal generated by timer/event counter overflow signal. The input mode always remaining its original functions. Once the PFD option is selected, the PFD output signal is controlled by PA3 data register only. Writing "1" to PA3 data register will enable the PFD output function and writing "0" will force the PA3 to remain at "0". The I/O functions of PA3 are shown below.

I/O	l/P	O/P	l/P	O/P
Mode	(Normal)	(Normal)	(PFD)	(PFD)
PA3	Logical Input	Logical Output	Logical Input	

Note: The frequency is the timer/event counter overflow frequency divided by 2.



The PA5 and PA4 are pin-shared with $\overline{\rm INT}$ and TMR pins respectively.



The PB can also be used as A/D converter inputs. The A/D function will be described later. There is a function shared with PD0. If the PWM function is enabled, the PWM signal will appear on PD0 (if PD0 is operating in output mode). The I/O functions of PD0 are as shown.

I/O	l/P	O/P	I/P	O/P
Mode	(Normal)	(Normal)	(PWM)	(PWM)
PD0	Logical Input	Logical Output	Logical Input	

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.

PWM

The microcontroller provides 1 channel (6+2) bits PWM output shared with PD0. The PWM channel has its data register denoted as PWM (1AH). The frequency source of the PWM counter comes from f_{SYS} . The PWM register is an eight bits register. The waveforms of PWM output are as shown. Once the PD0 is selected as the PWM output and the output function of PD0 is enabled (PDC.0="0"), writing 1 to PD0 data register will enable the PWM output function and writing "0" will force the PD0 to stay at "0".

A cycle is divided into four modulation cycles (modulation cycle 0~modulation cycle 3). Each modulation cycle has 64 PWM input clock period. In a (6+2) bit PWM function, the contents of the PWM register is divided into two groups. Group 1 of the PWM register is denoted by DC which is the value of PWM.7~PWM.2.

The group 2 is denoted by AC which is the value of $PWM.1 \sim PWM.0$.

In a PWM cycle, the duty cycle of each modulation cycle is shown in the table.

Parameter	AC (0~3)	Duty Cycle
Modulation cycle i (i=0~3)	i <ac< td=""><td>$\frac{DC+1}{64}$</td></ac<>	$\frac{DC+1}{64}$
	i≥AC	DC 64

The modulation frequency, cycle frequency and cycle duty of the PWM output signal are summarized in the following table.

PWM Modulation Frequency	PWM Cycle Frequency	PWM Cycle Duty
f _{SYS} /64	f _{SYS} /256	[PWM]/256

A/D converter

The 4 channels and 9-bit resolution A/D (8-bit accuracy) converter are implemented in this microcontroller. The reference voltage is VDD. The A/D converter contains 4 special registers which are; ADRL (20H), ADRH (21H), ADCR (22H) and ACSR (23H). The ADRH and ADRL are A/D result register higher-order byte and lower-order byte and are read-only. After the A/D conversion is completed, the ADRH and ADRL should be read to get the conversion result data. The ADCR is an A/D converter control register, which defines the A/D channel number, analog channel select, start A/D conversion control bit and the end of A/D conversion flag. If the users want to start an A/D conversion, define PB configuration, select the converted analog channel, and give START bit a raising edge and a falling edge $(0 \rightarrow 1 \rightarrow 0)$. At the end of A/D conversion, the EOC bit is cleared and an A/D converter interrupt occurs (if the A/D converter interrupt is enabled). The ACSR is A/D clock setting register, which is used to select the A/D clock source.

The A/D converter control register is used to control the A/D converter. The bit2~bit0 of the ADCR are used to select an analog input channel. There are a total of four channels to select. The bit5~bit3 of the ADCR are used to set PB configurations. PB can be an analog input or as digital I/O line decided by these 3 bits. Once a PB line is selected as an analog input, the I/O functions and pull-high resistor of this I/O line are disabled, and the A/D converter circuit is power on. The EOC bit (bit6 of the ADCR) is end of A/D conversion flag. Check this bit to know when A/D conversion is completed. The START bit of the ADCR is used to begin the conversion of A/D

fsys/2	ำบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบ	"hunnnnn	ຼາກ‴າກກາກກາກກາກກາ	
[PWM] =100				
PWM 25/64	25/64	25/64	25/64	25/64
[PWM] =101				
PWM 26/64	25/64	25/64	25/64	26/64
[PWM] =102				
PWM 26/64	26/64	25/64	25/64	26/64
[PWM] =103				
PWM 26/64	26/64	26/64	25/64	26/64
PWM modulation period : 6				
	PWM	cycle : 256/fsys		
		PWM		



Label (ADCR)	Bits	Function
ACS0 ACS1 ACS2	0 1 2	ACS2, ACS1, ACS0: Select A/D channel 0, 0, 0: AN0 0, 0, 1: AN1 0, 1, 0: AN2 0, 1, 1: AN3 1, X, X: undefined, cannot be used
PCR0 PCR1 PCR2	3 4 5	PCR2, PCR1, PCR0: PB3~PB0 configurations 0, 0, 0: PB3 PB2 PB1 PB0 (The ADC circuit is power off to reduce power consumption.) 0, 0, 1: PB3 PB2 PB1 AN0 0, 1, 0: PB3 PB2 AN1 AN0 0, 1, 1: PB3 AN2 AN1 AN0 1, x, x: AN3 AN2 AN1 AN0
EOC	6	End of A/D conversion flag. (0: end of A/D conversion)
START	7	Start the A/D conversion $0\rightarrow 1\rightarrow 0$: Start $0\rightarrow 1$: Reset A/D converter and set $\overline{\text{EOC}}$ to "1"

	Bits	Function
ADCS0 ADCS1	0 1	ADCS1, ADCS0: Select the A/D converter clock source. 0, 0: $f_{SYS}/2$ 0, 1: $f_{SYS}/8$ 1, 0: $f_{SYS}/32$ 1, 1: Undefined, cannot be used.
	2~6	Unused bit, read as "0".
TEST	7	For internal test only.

converter. Give START bit a raising edge and falling edge that means the A/D conversion has started. In order to ensure the A/D conversion is completed, the START should stay at "0" until the $\overline{\text{EOC}}$ is cleared to "0" (end of A/D conversion).

The bit 7 of the ACSR is used for testing purpose only. It can not be used for the users. The bit1 and bit0 of the ACSR are used to select A/D clock sources.

When the A/D conversion is completed, the A/D interrupt request flag is set. The $\overline{\text{EOC}}$ bit is set to "1" when the START bit is set from "0" to "1".

Register	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRL	D0	—			—	—		_
ADRH	D8	D7	D6	D5	D4	D3	D2	D1

* D0~D8 is A/D conversion result data bit LSB~MSB.


Low voltage reset - LVR

The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range 0.9V~3.3V, such as changing a battery, the LVR will automatically reset the device internally.

The LVR includes the following specifications:


- The low voltage (0.9V~3.3V) has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.





Low voltage reset

Note: *1:To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.

*2:Since the low voltage has to maintain in its original state and exceed 1ms, therefore 1ms delay enter the reset mode.



ROM code option


The following table shows all kinds of ROM code option in the microcontroller. All of the ROM code options must be defined to ensure proper system functioning.


Items	Option
1	WDT clock source: WDTOSC/f _{TID}
2	WDT enable/disable: enable/disable
3	CLRWDT instruction(s) : one/two clear WDT instruction(s)
4	System oscillator: RC/Crystal
5	Pull-high resistors (PA, PB, PD): none/pull-high
6	PWM enable/disable
7	PA0~PA7 wake-up: disable/enable
8	PFD enable/disable
9	Lock: unlock/lock
10	Low voltage reset selection: Enable or disable LVR function.




Application Circuits

Battery charger for 1-set battery charger applications










Battery charger for 2-set battery charger applications



Note: The resistance and capacitance for reset circuit should be designed to ensure that the VDD is stable and remains in a valid range of the operating voltage before bringing RES to high. Vbat: 3.6V (NiCd, NiMH) or 4.1V (Li⁺)



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic		1	
ADD A,[m] ADD A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array}$	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati			
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c c} 1 \\ 1 \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \end{array} $	Z Z Z Z Z Z Z Z Z Z Z Z
Increment & D			
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)} \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		.(1)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PD
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PD

- Note: x: Immediate data
 - m: Data memory address
 - A: Accumulator
 - i: 0~7 number of bits
 - addr: Program memory address
 - \checkmark : Flag is affected
 - -: Flag is not affected
 - ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
 - ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
 - $^{(3)}$: $^{(1)}$ and $^{(2)}$
 - ⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PD are cleared. Otherwise the TO and PD flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data memory and carry to the accumulator
Description	The contents of the specified data memory, accumulator and the carry flag are an multaneously, leaving the result in the accumulator.
Operation	$ACC \leftarrow ACC+[m]+C$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
ADCM A,[m]	Add the accumulator and carry to data memory
Description	The contents of the specified data memory, accumulator and the carry flag are a multaneously, leaving the result in the specified data memory.
Operation	$[m] \leftarrow ACC+[m]+C$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
ADD A,[m]	Add data memory to the accumulator
Description	The contents of the specified data memory and the accumulator are added. The stored in the accumulator.
Operation	$ACC \leftarrow ACC+[m]$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
ADD A,x	
	Add immediate data to the accumulator
	Add immediate data to the accumulator The contents of the accumulator and the specified data are added, leaving the resu accumulator.
Description	The contents of the accumulator and the specified data are added, leaving the rest
Description Operation	The contents of the accumulator and the specified data are added, leaving the resu accumulator.
Description Operation	The contents of the accumulator and the specified data are added, leaving the resu accumulator.
Description Operation Affected flag(s)	The contents of the accumulator and the specified data are added, leaving the rest accumulator. ACC \leftarrow ACC+x
Description Operation Affected flag(s)	The contents of the accumulator and the specified data are added, leaving the rest accumulator. ACC \leftarrow ACC+x $\frac{\text{TC2 TC1 TO PD OV Z AC C}{$
Description Operation Affected flag(s) ADDM A,[m]	The contents of the accumulator and the specified data are added, leaving the rest accumulator. $ACC \leftarrow ACC+x$ TC2 TC1 TO PD OV Z AC C
Description Operation Affected flag(s) ADDM A,[m]	The contents of the accumulator and the specified data are added, leaving the rest accumulator. ACC \leftarrow ACC+x $\frac{\text{TC2 TC1 TO PD OV Z AC C}{$
Description Operation Affected flag(s) ADDM A,[m] Description	The contents of the accumulator and the specified data are added, leaving the rest accumulator. $ACC \leftarrow ACC+x$ $\boxed{\begin{array}{c c c c c c c c c c c c c c c c c c c$
Description Operation	The contents of the accumulator and the specified data are added, leaving the rest accumulator. $ACC \leftarrow ACC+x$ $\frac{TC2 TC1 TO PD OV Z AC C}{- - - - \sqrt{ \sqrt{ \sqrt{ \sqrt{ \sqrt{ \sqrt{ \sqrt{ \sqrt{ \sqrt$
Description Operation Affected flag(s) ADDM A,[m] Description Operation	The contents of the accumulator and the specified data are added, leaving the rest accumulator. $ACC \leftarrow ACC+x$ $\frac{TC2 TC1 TO PD OV Z AC C}{- - - - \sqrt{ \sqrt{ \sqrt{ \sqrt{ \sqrt{ \sqrt{ \sqrt{ \sqrt{ \sqrt$



AND A,[m]	Logica	AND ad	cumula	ator with	data m	emory		
Description	Data in	the acci . The res	umulato	or and th	e specif	fied data		ry perfo
Operation	ACC ←	- ACC "/	AND" [n	n]				
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
		_		_	—	\checkmark		_
AND A,x	Logica	AND in	nmediat	e data t	o the ac	cumula	itor	
Description	Data in	the acc	umulato	or and th	ne spec	ified da	ta perfo	rm a bit
	The rea	sult is st	ored in	the accu	umulato	r.		
Operation	ACC ←	- ACC "/	AND" x					
Affected flag(s)								
	TC2	TC1	ТО	PD	OV	Z	AC	С
		_	_			\checkmark	—	
ANDM A,[m]	Logica	AND da	ata men	nory wit	h the ac	cumula	itor	
Description	Data in	the spe	cified da	ata mem	ory and	I the acc	cumulat	or perfo
	eration	. The re	sult is s	tored in	the dat	a memo	ory.	
Operation	[m] ← .	ACC "AI	ND″ [m]					
Affected flag(s)								
	TC2	TC1	ТО	PD	OV	Z	AC	С
	_	_	—	_	_	\checkmark		_
CALL addr	Subrou	itine call						
Description	The ins	struction	uncon	ditionally	y calls a	a subro	utine lo	cated a
		n counte						
		to the st e instruc				aress is	then lo	aded. F
Operation	Stack •	– PC+1						
	PC ←	addr						
Affected flag(s)								
	TC2	TC1	ТО	PD	OV	Z	AC	С
		_		_		_		_
CLR [m]	Clear	lata mer	nonv					
Description		ntents o		ocified (tata me	morva	ro cloar	ed to 0
Operation	[m] ←		i iio sp	comed		anory a	o orean	ou to 0.
	→ [m]							
Affected flag(s)	TCO	TC1	то	חס	01/	7	10	<u> </u>
	TC2	TC1	то	PD	OV	Z	AC	С
		—	—	—	—	_	—	-



CLR [m].i	Clear bit of data memory
Description	The bit i of the specified data memory is cleared to 0.
Operation	[m].i ← 0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CLR WDT	Clear Watchdog Timer
Description	The WDT and the WDT Prescaler are cleared (re-counting from 0). The power down b (PD) and time-out bit (TO) are cleared.
Operation	WDT and WDT Prescaler \leftarrow 00H PD and TO \leftarrow 0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CLR WDT1	Preclear Watchdog Timer
Description	The TO, PD flags, WDT and the WDT Prescaler has cleared (re-counting from 0), if the other preclear WDT instruction has been executed. Only execution of this instruction with
	out the other preclear instruction just sets the indicated flag which implies this instruction has been executed and the TO and PD flags remain unchanged.
Operation	WDT and WDT Prescaler $\leftarrow 00H^*$
	PD and TO $\leftarrow 0^*$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
	O*O*
CLR WDT2	Preclear Watchdog Timer
Description	The TO, PD flags, WDT and the WDT Prescaler are cleared (re-counting from 0), if the
	other preclear WDT instruction has been executed. Only execution of this instruction wit out the other preclear instruction, sets the indicated flag which implies this instruction has
	been executed and the TO and PD flags remain unchanged.
Operation	WDT and WDT Prescaler \leftarrow 00H*
	PD and TO $\leftarrow 0^*$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
	O* O*
CPL [m]	Complement data memory
Description	Each bit of the specified data memory is logically complemented (1's complement). Bit
p	which previously contained a 1 are changed to 0 and vice-versa.
Operation	$[m] \leftarrow [\overline{m}]$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



CPLA [m]	Complement data memory and place result in the accumulator
Description	Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.
Operation	$ACC \leftarrow [\overline{m}]$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
DAA [m]	Decimal-Adjust accumulator for addition
Description	The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumu-
	lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD ad-
	justment is done by adding 6 to the original value if the original value is greater than 9 or a
	carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored
Quantian	in the data memory and only the carry flag (C) may be affected.
Operation	If ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 ← (ACC.3~ACC.0)+6, AC1=AC
	else [m]. 3 ~[m]. $0 \leftarrow$ (ACC. 3 ~ACC. 0), AC1=0
	and
	If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 ← ACC.7~ACC.4+6+AC1,C=1
	else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
DEC [m]	Decrement data memory
Description	Data in the specified data memory is decremented by 1.
Operation	[m] ← [m]−1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
DECA [m]	Decrement data memory and place result in the accumulator
Description	Data in the specified data memory is decremented by 1, leaving the result in the accumula- tor. The contents of the data memory remain unchanged.
Operation	$ACC \leftarrow [m]-1$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C




DescriptionThis instruction stops program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PD) is set and the WDT time-out bit (TO) is cleared.Operation $PC \leftarrow PC+1$ $PD \leftarrow 1$ $TO \leftarrow 0$ Affected flag(s) $\overline{TC2}$ \overline{TC} INC [m]Increment data memory DescriptionDescriptionData in the specified data memory is incremented by 1 $Operation$ Operation $[m] \leftarrow [m]+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ INCA [m]Increment data memory and place result in the accumulator $Description$ DescriptionData in the specified data memory is incremented by 1, leaving the result in the accumulator $Description$ Description $TC2$ $\overline{TC1}$ TO \overline{TC} PD \overline{OV} \overline{Z} \overline{AC} \overline{C} $$ INCA [m]Increment data memory and place result in the accumulator $Description$ DescriptionData in the specified data memory is incremented by 1, leaving the result in the accumulator. $The contents of the data memory remain unchanged.OperationACC \leftarrow [m]+1Affected flag(s)\overline{TC2}\overline{TC1}\overline{TO}TO\overline{D}\overline{D}\overline{O}\overline{Z}\overline{AC}\overline{C}Directly jump\overline{TC2}\overline{C}\overline{TO}\overline{D}$		
the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PD) is set and the WDT time-out bit (TO) is cleared. Operation $PC \leftarrow PC+1$ $PD \leftarrow 1$ $TO \leftarrow 0$ Affected flag(s) $\overline{TC2}$ \overline{TC} INC [m] Increment data memory Description Data in the specified data memory is incremented by 1 Operation $[m] \leftarrow [m]+1$ Affected flag(s) $\overline{TC2}$ \overline{TC} INC [m] Increment data memory Description Data in the specified data memory is incremented by 1 Operation $[m] \leftarrow [m]+1$ Affected flag(s) $\overline{TC2}$ \overline{TC} INCA [m] Increment data memory and place result in the accumulator Description Data in the specified data memory is incremented by 1, leaving the result in the accumulator. Operation ACC $\leftarrow [m]+1$ Affected flag(s) $\overline{TC2}$ \overline{TC} JMP addr Directly jump Description The program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination. Operation PC \leftarrow addr Affected flag(s) $\overline{TC2}$ \overline{TC} <	HALT	Enter power down mode
Affected flag(s) $ TC2 TC1 TO PD OV Z AC C \\ $	Description	the RAM and registers are retained. The WDT and prescaler are cleared. The power dowr
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Operation	$PD \leftarrow 1$
Image: Image	Affected flag(s)	
INC [m] Increment data memory Description Data in the specified data memory is incremented by 1 Operation $[m] \leftarrow [m]+1$ Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}_{$		TC2 TC1 TO PD OV Z AC C
Description Data in the specified data memory is incremented by 1 Operation $[m] \leftarrow [m]+1$ Affected flag(s) $TC2 TC1 TO PD OV Z AC C \\ \hline \hline$		0 1
Operation $[m] \leftarrow [m]+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} INCA [m] Increment data memory and place result in the accumulator Description Data in the specified data memory is incremented by 1, leaving the result in the accumulator. Operation ACC $\leftarrow [m]^{+1}$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} JMP addr Directly jump Description The program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination. Operation PC \leftarrow addr Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} Operation PC \leftarrow addr $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} Operation PC \leftarrow addr $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} \overline{C} \overline{C} \overline{O} \overline{AC}	INC [m]	Increment data memory
Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} INCA [m]Increment data memory and place result in the accumulatorDescriptionData in the specified data memory is incremented by 1, leaving the result in the accumulator. The contents of the data memory remain unchanged.Operation $ACC \leftarrow [m]+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} AC \overline{C} JMP addrDirectly jumpDescriptionThe program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination.Operation $PC \leftarrow addr$ $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} AC \overline{C} Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} AC \overline{C} \overline{MOV} $A,[m]$ Move data memory to the accumulator \overline{C} \overline{C} \overline{C} \overline{C} DescriptionThe contents of the specified data memory are copied to the accumulator. \overline{O} \overline{O} \overline{C} \overline{C} \overline{MOV} $A,[m]$ Move data memory to the accumulator \overline{C} \overline{C} \overline{C} \overline{C} \overline{D} \overline{C} \overline{C} \overline{C} \overline{C} \overline{C} \overline{C} \overline{MOV} \overline{A} \overline{C} \overline{C} \overline{C} \overline{C} \overline{C} \overline{D} \overline{C} \overline{C} \overline{C} \overline{C} \overline{C} \overline{C} \overline{MOV} \overline{A} \overline{C} <	Description	Data in the specified data memory is incremented by 1
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Operation	[m] ← [m]+1
INCA [n] Increment data memory and place result in the accumulator Description Data in the specified data memory is incremented by 1, leaving the result in the accumulator. The contents of the data memory remain unchanged. Operation ACC \leftarrow [m]+1 Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ JMP addr Directly jump Description The program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination. Operation PC \leftarrow addr Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ $\Box = $	Affected flag(s)	
INCA [m] Increment data memory and place result in the accumulator Description Data in the specified data memory is incremented by 1, leaving the result in the accumulator. The contents of the data memory remain unchanged. Operation ACC \leftarrow [m]+1 Affected flag(s) $\overline{\text{TC2} \text{TC1} \text{TO} \text{PD} \text{OV} \text{Z} \text{AC} \text{C} \\ \hline - & - & - & - & - & - & - & - & - & -$		TC2 TC1 TO PD OV Z AC C
DescriptionData in the specified data memory is incremented by 1, leaving the result in the accumulator. The contents of the data memory remain unchanged.OperationACC \leftarrow [m]+1Affected flag(s) $\overline{\text{TC2} \text{TC1} \text{TO} \text{PD} \text{OV} \text{Z} \text{AC} \text{C} \\ \hline - & - & - & - & - & - & - & - & - & -$		
tor. The contents of the data memory remain unchanged.Operation $ACC \leftarrow [m]+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} JMP addrDirectly jumpDescriptionThe program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination.Operation $PC \leftarrow addr$ $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} MOV A,[m]Move data memory to the accumulatorDescriptionThe contents of the specified data memory are copied to the accumulator.Operation $ACC \leftarrow [m]$ $ACC \leftarrow [m]$ $Affected$ ACC C		
Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} \overline{JMP} addr Directly jump Directly jump $\overline{Description}$ The program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination. Operation $PC \leftarrow addr$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} $\overline{Affected}$ flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} \overline{MOV} $\overline{A,[m]}$ Move data memory to the accumulator \overline{C} <	·	
Image: TC2TC1TOPDOVZACC $ -$ JMP addrDirectly jumpDescriptionThe program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination.OperationPC \leftarrow addrAffected flag(s) $\overline{TC2}$ TC1TOPDOVZACCMOV A,[m]Move data memory to the accumulatorMove data memory are copied to the accumulator.OperationACC \leftarrow [m]Affected flag(s)	Operation	$ACC \leftarrow [m]+1$
JMP addrDirectly jumpDescriptionThe program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination.OperationPC \leftarrow addrAffected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} PD \overline{OV} \overline{Z} \overline{AC} \overline{C} MOV A,[m]Move data memory to the accumulatorThe contents of the specified data memory are copied to the accumulator.Operation $ACC \leftarrow [m]$ Affected flag(s) $\overline{ACC} \leftarrow [m]$ $\overline{AFFected flag(s)}$ $\overline{ACC} \leftarrow [m]$	Affected flag(s)	
JMP addrDirectly jumpDescriptionThe program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination.OperationPC \leftarrow addrAffected flag(s) $TC2 TC1 TO PD OV Z AC C \\ - - - - - - - - - -$		TC2 TC1 TO PD OV Z AC C
Description The program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination. Operation PC \leftarrow addr Affected flag(s) $\overline{TC2 TC1 TO PD OV Z AC C}$ MOV A,[m] Move data memory to the accumulator Description The contents of the specified data memory are copied to the accumulator. Operation ACC \leftarrow [m] Affected flag(s) $\overline{TC2 TC1 TO PD OV Z AC C}$		
control is passed to this destination.Operation $PC \leftarrow addr$ Affected flag(s) $\overline{TC2 TC1 TO PD OV Z AC C} \\ - & - & - & - & - & - & - & - & - & -$	JMP addr	Directly jump
Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ MOV A,[m] Move data memory to the accumulator $Te contents of the specified data memory are copied to the accumulator. Description The contents of the specified data memory are copied to the accumulator. Operation ACC \leftarrow [m] Affected flag(s) - $	Description	
$TC2$ $TC1$ TO PD OV Z AC C $ -$ MOV A,[m] Move data memory to the accumulator $The contents of the specified data memory are copied to the accumulator. Operation ACC \leftarrow [m] Affected flag(s) - $	Operation	PC ←addr
Image: model of the system Image: model of the system MOV A,[m] Move data memory to the accumulator Description The contents of the specified data memory are copied to the accumulator. Operation ACC ← [m] Affected flag(s) Image: model of the specified data memory are copied to the accumulator.	Affected flag(s)	
Description The contents of the specified data memory are copied to the accumulator. Operation ACC ← [m] Affected flag(s)		TC2 TC1 TO PD OV Z AC C
Description The contents of the specified data memory are copied to the accumulator. Operation ACC ← [m] Affected flag(s)		
Description The contents of the specified data memory are copied to the accumulator. Operation ACC ← [m] Affected flag(s)	MOV A,[m]	Move data memory to the accumulator
Affected flag(s)		The contents of the specified data memory are copied to the accumulator.
	Operation	ACC ← [m]
TC2 TC1 TO PD OV Z AC C — — — — — — — — —	Affected flag(s)	
		TC2 TC1 TO PD OV Z AC C



MOV A,x	Move in	nmediat	e data t	the a	ccumula	tor		
Description	The 8-b	oit data s	specified	d by the	code is	loaded	l into the	e accur
Operation	ACC \leftarrow	x						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_			_		_	
MOV [m],A	Move th		nulator	to data	memor	,		
Description	The cor						the spe	cified (
Description	memori			Jamaiat				omea
Operation	[m] ←A	CC						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	—	_	—	—		—	_
NOR	No and	rotica	_	_	_			
NOP Description	No opei No opei		porform	and Ex	ocution	continu	oc with	the ne
Operation	PC ← F		penom		ecution	continu		uie iie.
Affected flag(s)	FC←F	0+1						
Anoticu hag(3)	TC2	TC1	то	PD	OV	Z	AC	С
				_	_	_		
OR A,[m]	Logical	OR acc	umulato	or with c	lata mei	mory		
Description	Data in							
Operation	form a b				ration. I	he resi	ult is sto	red in t
Operation	ACC ←	ACC "C	JR" [m]					
Affected flag(s)	TC2	TC1	то			7	A.C.	6
	TC2	TC1	то	PD	OV	Z	AC	С
		_			_		_	
OR A,x	Logical	OR imn	nediate	data to	the acc	umulato	or	
Description							ata perfo	orm a b
		ult is sto		he accu	umulato			
Operation	ACC ←	ACC "(DR" x					
Affected flag(s)	_				.			
	TC2	TC1	то	PD	OV	Z	AC	С
	—				—		—	
ORM A,[m]	Logical	OR data	a memo	ory with	the acci	umulato	or	
Description	Data in							es) and
	bitwise							
Operation	[m] ←A	CC "OF	8″ [m]					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_	—	_	—	\checkmark	—	_



DescriptionThe program counter is restored from the stack. This is a 2-cyOperation $PC \leftarrow Stack$ Affected flag(s) $\overline{TC2} TC1 TO PD OV Z AC C$ $ -$
Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ RET A,x Return and place immediate data in the accumulator Description The program counter is restored from the stack and the accumulated data. Operation $PC \leftarrow$ Stack $ACC \leftarrow x$ Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$
TC2TC1TOPDOVZACC $ -$ RET A,xReturn and place immediate data in the accumulatorDescriptionThe program counter is restored from the stack and the accum fied 8-bit immediate data.OperationPC \leftarrow Stack ACC $\leftarrow x$ Affected flag(s)TC2TC1TOPDOVZACCRETIReturn from interruptDescriptionThe program counter is restored from the stack, and interrup EMI bit. EMI is the enable master (global) interrupt bit.OperationPC \leftarrow Stack EMI \leftarrow 1Affected flag(s)
RET A,x Return and place immediate data in the accumulator Description The program counter is restored from the stack and the accum fied 8-bit immediate data. Operation PC \leftarrow Stack Affected flag(s) $\overline{TC2}$ TC1 TO PD OV Z Affected flag(s) $\overline{TC2}$ TC1 TO PD OV Z AC C RETI Return from interrupt Description The program counter is restored from the stack, and interrup EMI bit. EMI is the enable master (global) interrupt bit. Operation Operation PC \leftarrow Stack EMI \leftarrow 1
Description The program counter is restored from the stack and the accurate field 8-bit immediate data. Operation PC \leftarrow Stack ACC \leftarrow x Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} RETI Return from interrupt Description The program counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit. $\overline{OPeration}$ $PC \leftarrow$ Stack EMI \leftarrow 1 Affected flag(s) $\overline{PC} \leftarrow$ I \overline{PC} P
Description The program counter is restored from the stack and the accur field 8-bit immediate data. Operation $PC \leftarrow Stack$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} RETI Return from interrupt Description The program counter is restored from the stack, and interrupt Description The program counter is restored from the stack, and interrupt Operation $PC \leftarrow Stack$ EMI bit. EMI is the enable master (global) interrupt bit. Operation $PC \leftarrow Stack$ EMI $\leftarrow 1$ Affected flag(s)
fied 8-bit immediate data. Operation $PC \leftarrow Stack$ ACC $\leftarrow x$ Affected flag(s) TC2 TC1 TO PD OV Z AC C
Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} \overrightarrow{PD} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} \overrightarrow{PD} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} \overrightarrow{PC} \overrightarrow{PD} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} RETI Return from interrupt Return from counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit. $\overrightarrow{Operation}$ \overrightarrow{PC} \overrightarrow{Stack} \overrightarrow{EMI} \overrightarrow{EMI} \overrightarrow{EMI} \overrightarrow{AE}
TC2 TC1 TO PD OV Z AC C $ -$ RETI Return from interrupt Description The program counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit. Operation PC \leftarrow Stack EMI \leftarrow 1 Affected flag(s)
RETI Return from interrupt Description The program counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit. Operation PC \leftarrow Stack EMI \leftarrow 1 Affected flag(s)
DescriptionThe program counter is restored from the stack, and interrup EMI bit. EMI is the enable master (global) interrupt bit.Operation $PC \leftarrow Stack$ EMI $\leftarrow 1$ Affected flag(s) \Box
DescriptionThe program counter is restored from the stack, and interrup EMI bit. EMI is the enable master (global) interrupt bit.Operation $PC \leftarrow Stack$ EMI $\leftarrow 1$ Affected flag(s) \blacksquare
$ \begin{array}{c} EMI \text{ bit. EMI is the enable master (global) interrupt bit.} \\ Operation & PC \leftarrow Stack \\ EMI \leftarrow 1 \\ \\ Affected flag(s) \end{array} $
EMI ← 1 Affected flag(s)
Affected flag(s)
TC2 TC1 TO PD OV Z AC C - - - - - - - - -
RL [m] Rotate data memory left
Description The contents of the specified data memory are rotated 1 bit lef
Operation $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)
TC2 TC1 TO PD OV Z AC C
RLA [m] Rotate data memory left and place result in the accumulator
Description Data in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory
Operation $ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)
TC2 TC1 TO PD OV Z AC C



							T46R
RRCA [m]	Rotate right through carr	y and place r	esult in	the acc	umulate	or	
Description	Data of the specified data the carry bit and the origin stored in the accumulato	nal carry flag	is rotate	ed into th	ne bit 7	position. The rota	ated resu
Operation	ACC.i ← [m].(i+1); [m].i:t ACC.7 ← C C ← [m].0	oit i of the dat	a memo	ory (i=0~	-6)		
Affected flag(s)						_	
	TC2 TC1 TO	PD OV	Z	AC	С		
					\checkmark		
SBC A,[m]	Subtract data memory ar	nd carry from	the acc	umulato	or		
Description	The contents of the spec					nent of the carry f	lag are s
	tracted from the accumul	lator, leaving	the resu	ult in the	accun	nulator.	
Operation	$ACC \leftarrow ACC+[m]+C$						
Affected flag(s)						7	
	TC2 TC1 TO	PD OV	Z	AC	С	-	
		√			V		
SBCM A,[m]	Subtract data memory ar	nd carry from	the acc	umulato	or		
Description	The contents of the spec	ified data me	mory an	id the co	ompler	nent of the carry f	lag are
	tracted from the accumul	lator, leaving	tha rasi	ult in the	data n		
		, 0			uata i	nemory.	
Operation	[m] ← ACC+[m]+C	, 0			Guatan	nemory.	
•						nemory.	
•		PD OV	Z	AC	С		
•	[m] ← ACC+[m]+C					lemory.	
Affected flag(s)	[m] ← ACC+[m]+C	PD OV √	Z	AC	С]	
Affected flag(s)	[m] ← ACC+[m]+C TC2 TC1 TO — — — — — — — — — — — — — — — — — — —	PD OV — √ nemory is 0	Z √	AC √	C √	by 1. If the result i	
Affected flag(s)	[m] ← ACC+[m]+C TC2 TC1 TO — — — — — — — — — — — — — — — — — — —	PD OV → √ hemory is 0 ified data men he result is 0,	Z √ hory are the follo	AC √ decrem	C √	by 1. If the result i	the cur
Affected flag(s)	[m] ← ACC+[m]+C TC2 TC1 TO — — — — — — — — — — — — — — — — — — —	PD OV → √ hemory is 0 ified data men he result is 0, discarded and	Z √ nory are the folk a dumn	AC √ • decren powing in ny cycle	C √ hented structio	by 1. If the result i on, fetched during aced to get the pro	the cur
Affected flag(s) SDZ [m] Description	[m] ← ACC+[m]+C TC2 TC1 TO — — — — — — — — — — — — — — — — — — —	PD OV — √ hemory is 0 ified data men the result is 0, discarded and e proceed wit	Z √ nory are the folk a dumn	AC √ • decren powing in ny cycle	C √ hented structio	by 1. If the result i on, fetched during aced to get the pro	the cur
Affected flag(s) SDZ [m] Description Operation	[m] ← ACC+[m]+C TC2 TC1 TO 	PD OV — √ hemory is 0 ified data men the result is 0, discarded and e proceed wit	Z √ nory are the folk a dumn	AC √ • decren powing in ny cycle	C √ hented structio	by 1. If the result i on, fetched during aced to get the pro	the cur
Affected flag(s) SDZ [m] Description	[m] ← ACC+[m]+C TC2 TC1 TO — — — — — — — — — — — — — — — — — — —	PD OV — √ hemory is 0 ified data men the result is 0, discarded and e proceed wit	Z √ nory are the folk a dumn	AC √ • decren powing in ny cycle	C √ hented structio	by 1. If the result i on, fetched during aced to get the pro	the cur
Affected flag(s) SDZ [m] Description Operation	[m] ← ACC+[m]+C TC2 TC1 TO 	PD OV √ hemory is 0 ified data men the result is 0, discarded and e proceed wit ([m]–1)	Z √ hory are the follo a dumn h the ne	AC √ e decren owing in ny cycle ext instru	C √ nented structio is repla	by 1. If the result i on, fetched during aced to get the pro	the cur
Affected flag(s) SDZ [m] Description Operation	[m] ← ACC+[m]+C TC2 TC1 TO 	PD OV √ hemory is 0 ified data men the result is 0, discarded and e proceed wit ([m]–1)	Z √ hory are the follo a dumn h the ne	AC √ e decren owing in ny cycle ext instru	C √ nented structio is repla	by 1. If the result i on, fetched during aced to get the pro	the cur
Affected flag(s) SDZ [m] Description Operation Affected flag(s)	[m] ← ACC+[m]+C TC2 TC1 TO 	PD OV → √ hemory is 0 ified data ment he result is 0, discarded and e proceed witt ([m]–1) PD OV → -	Z √ hory are the folk a dumn h the ne Z 	AC √ e decren bwing in hy cycle ext instru- AC —	C √ nented istruction is replauction (C 	by 1. If the result i on, fetched during aced to get the pro	the cur
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m]	[m] ← ACC+[m]+C TC2 TC1 TO 	PD OV 	Z √ hory are the folk a dumn h the ne Z sult in A nory are	AC √ decrem owing in ny cycle ext instru- AC AC AC AC AC AC AC	C √ hented istruction is repla uction (C 	by 1. If the result i on, fetched during aced to get the pro (1 cycle).	s 0, the
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m]	[m] ← ACC+[m]+C TC2 TC1 TO 	PD OV 	Z √ hory are the folk a dumn h the ne Z Z Sult in A hory are red in the	AC √ decrem owing in ny cycle ext instru- AC AC AC AC AC AC AC AC AC AC	C √ hented istruction is repla uction (C 	by 1. If the result i on, fetched during aced to get the pro (1 cycle).	s 0, the ory rem
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m]	[m] ← ACC+[m]+C TC2 TC1 TO 	PD OV	Z √ hory are the folk a dumn h the ne Z Z Sult in A hory are red in the ng instr	AC √ decrem by cycle ext instru- AC AC AC AC AC AC AC AC AC AC	C √ hented struction is repla uction (C 	by 1. If the result i on, fetched during aced to get the pro (1 cycle). by 1. If the result i but the data mem during the curren	s 0, the ory rem it instruct
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m]	[m] ← ACC+[m]+C TC2 TC1 TO 	PD OV	Z √ hory are the folk a dumn h the ne Z Z sult in A nory are red in the ng instr cycle is	AC √ decrem by cycle ext instru- AC AC AC AC AC AC AC AC AC AC	C √ hented struction is repla uction (C C 	by 1. If the result i on, fetched during aced to get the pro (1 cycle). by 1. If the result i but the data mem during the curren	s 0, the ory rem it instruct
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m] Description	[m] ← ACC+[m]+C TC2 TC1 TO $$	PD OV	Z √ hory are the folk a dumn h the ne Z Z sult in A nory are red in the ng instr cycle is	AC √ decrem by cycle ext instru- AC AC AC AC AC AC AC AC AC AC	C √ hented struction is repla uction (C C 	by 1. If the result i on, fetched during aced to get the pro (1 cycle). by 1. If the result i but the data mem during the curren	s 0, the ory rem it instruct
Operation Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m] Description Operation Affected flag(s)	[m] ← ACC+[m]+C TC2 TC1 TO $$	PD OV	Z √ hory are the folk a dumn h the ne Z Z sult in A nory are red in the ng instr cycle is	AC √ decrem by cycle ext instru- AC AC AC AC AC AC AC AC AC AC	C √ hented struction is repla uction (C C 	by 1. If the result i on, fetched during aced to get the pro (1 cycle). by 1. If the result i but the data mem during the curren	s 0, the ory rem it instruct
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m] Description Operation	[m] ← ACC+[m]+C TC2 TC1 TO $$	PD OV	Z √ hory are the folk a dumn h the ne Z Z sult in A nory are red in the ng instr cycle is	AC √ decrem by cycle ext instru- AC AC AC AC AC AC AC AC AC AC	C √ hented struction is repla uction (C C 	by 1. If the result i on, fetched during aced to get the pro (1 cycle). by 1. If the result i but the data mem during the curren	s 0, the ory rem it instruct



SET [m]	Set data memory
Description	Each bit of the specified data memory is set to 1.
Operation	[m] ← FFH
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SET [m]. i Description	Set bit of data memory Bit i of the specified data memory is set to 1.
Operation	
Affected flag(s)	[m].i ← 1
Allected liag(s)	TC2 TC1 TO PD OV Z AC C
	TC2 TC1 TO PD OV Z AC C
SIZ [m]	Skip if increment data memory is 0
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the fol-
	lowing instruction, fetched during the current instruction execution, is discarded and a
	dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if $([m]+1)=0, [m] \leftarrow ([m]+1)$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SIZA [m]	Increment data memory and place result in ACC, skip if 0
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the next
	instruction is skipped and the result is stored in the accumulator. The data memory re- mains unchanged. If the result is 0, the following instruction, fetched during the current in-
	struction execution, is discarded and a dummy cycle is replaced to get the proper
	instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if ([m]+1)=0, ACC ← ([m]+1)
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SNZ [m].i	Skip if bit i of the data memory is not 0
Description	If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data
	memory is not 0, the following instruction, fetched during the current instruction execution,
	is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other-
Operation	wise proceed with the next instruction (1 cycle).
Affected flag(s)	Skip if [m].i≠0
Allected lidy(s)	TC2 TC1 TO PD OV Z AC C



SUB A,[m]		t data r						
Description		ecified d h the ac			subtract	ed from	the con	itents o
Operation	ACC \leftarrow	ACC+[m]+1					
Affected flag(s)								
	TC2	TC1	ТО	PD	OV	Z	AC	С
		—	—	_	\checkmark	\checkmark	\checkmark	\checkmark
SUBM A,[m]	Subtrac	ct data r	nemory	from th	e accun	nulator		
Description	•	ecified d n the da		-	subtract	ed from	the con	itents o
Operation	[m] ← A	ACC+[m]+1					
Affected flag(s)								
	TC2	TC1	ТО	PD	OV	Z	AC	С
	_	_	_	_	\checkmark		\checkmark	\checkmark
SUB A,x		ct imme						
Description		nediate /ing the					ubtracte	d from
Operation		ACC+>	_	i ilio do				
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
								\checkmark
SWAP [m]	Swap n	ibbles v	vithin th	e data r	nemory			
Description		v-order a e intercl	-		nibbles	of the s	pecified	l data n
Operation	[m].3~[m].0 ↔	[m].7~[ı	n].4				
Affected flag(s)								
	TC2	TC1	ТО	PD	OV	Z	AC	С
	_	_		_		_		
	L		1		1			
SWAPA [m]				-			cumula	
Description			-				becified ts of the	
Operation		-ACC.0						
	ACC.7-	-ACC.4	← [m].3	3~[m].0				
Affected flag(s)	_							
	TC2	TC1	ТО	PD	OV	Z	AC	С
		—	—	—	—	—	—	



SZ [m]	Skip if data memory is 0
Description	If the contents of the specified data memory are 0, the following instruction, fetched during
	the current instruction execution, is discarded and a dummy cycle is replaced to get the
Quanting	proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if [m]=0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SZA [m]	Move data memory to ACC, skip if 0
Description	The contents of the specified data memory are copied to the accumulator. If the contents is
	0, the following instruction, fetched during the current instruction execution, is discarded
	and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if [m]=0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SZ [m].i	Skip if bit i of the data memory is 0
Description	If bit i of the specified data memory is 0, the following instruction, fetched during the current
	instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc- tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	Skip if [m].i=0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
TABRDC [m]	Move the ROM code (current page) to TBLH and data memory
Description	The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved
	to the specified data memory and the high byte transferred to TBLH directly.
Operation	[m] ← ROM code (low byte)
	$TBLH \leftarrow ROM \text{ code (high byte)}$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
TABRDL [m]	Move the ROM code (last page) to TBLH and data memory
Description	The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to
	the data memory and the high byte transferred to TBLH directly.
Operation	[m] ← ROM code (low byte)
	$TBLH \leftarrow POM code (high byte)$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



XOR A,[m]	Logical	XOR a	ccumula	itor with	data m	emory		
Description		the acc R opera						
Operation	ACC ←	ACC "	XOR" [n	n]				
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_			_		\checkmark		
					1			
XORM A,[m]	Logical	XOR da	ata men	nory wit	h the ac	cumula	itor	
Description		the ind R opera						•
Operation	[m] ← /	ACC "X	OR" [m]					
Affected flag(s)								
	TC2	TC1	ТО	PD	OV	Z	AC	С
	_	_	_	_	_	\checkmark	_	_
XOR A,x	Logical	XOR in	nmediat	e data t	o the ac	cumula	ator	
Description		the acco . The rea						
Operation	ACC ←	ACC "	XOR″ x					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657

Holtek Semiconductor (Shanghai) Inc.

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holmate Technology Corp.

48531 Warm Springs Boulevard, Suite 413, Fremont, CA 94539 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2002 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.