

FAN7382

Half-Bridge Gate Driver

(Source/Sink: 350mA/650mA)

Features



- Floating Channels Designed for Bootstrap Operation to +600V.
- Typically 350mA/650mA Sourcing/Sinking Current Driving Capability for Both Channels
- Common-Mode dv/dt Noise Canceling Circuit
- Extended Allowable Negative VS Swing to -9V for Signal Propagation @ VCC=VBS=15V
- VCC & VBS Supply Range from 10V To 20V
- UVLO Functions for Both Channels
- TTL Compatible Input Logic Threshold Levels
- Matched Propagation Delay Below 50nsec
- Output In-phase with Input

Description

The FAN7382, a monolithic half-bridge gate driver IC, can drive MOSFETs and IGBTs which operate up to +600V. Fairchild's high voltage process and common-mode noise canceling technique provides stable operation of the high-side driver under high dv/dt noise circumstances. An advanced level shift circuit allows high-side gate driver operation up to VS=-9.8 V(typ.) for VBS=15V. The input logic level is compatible with standard TTL-series logic gates. UVLO circuits for both channels prevent malfunction when VCC and VBS are lower than the specified threshold voltage. Output drivers typically source/sink 350mA/650mA, respectively, which is suitable for fluorescent lamp ballasts, PDP scan drivers, motor controls, etc.


Typical Applications

- PDP Scan Driver
- Fluorescent Lamp Ballast



Rev. 1.0.1

Pin Assignments



Pin Descriptions

| Pin No. | Symbol | I/O | Description |
|---------|--------|-----|--|
| 1 | VCC | I | Low Side Supply Voltage |
| 2 | HIN | I | Logic Input for High Side Gate Driver Output |
| 3 | LIN | I | Logic Input for Low Side Gate Driver Output |
| 4 | COM | - | Logic Ground and Low Side Driver Return |
| 5 | LO | O | Low Side Driver Output |
| 6 | VS | I | High Voltage Floating Supply Return |
| 7 | HO | O | High Side Driver Output |
| 8 | VB | I | High Side Floating Supply |

Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Unit |
|---|---------------------|---------------------|----------------------|------|
| High side offset v oltage | V _S | V _B -25 | V _B +0.3 | V |
| High side floating supply voltage | V _B | -0.3 | 625 | |
| High side floating output voltage HO | V _{HO} | V _S -0.3 | V _B +0.3 | |
| Low side and logic fixed supply voltage | V _{CC} | -0.3 | 25 | |
| Low side output voltage LO | V _{LO} | -0.3 | V _{CC} +0.3 | |
| Logic input voltage(HIN, LIN) | V _{IN} | -0.3 | V _{CC} +0.3 | |
| Logic ground | COM | V _{CC} -25 | V _{CC} +0.3 | |
| Allowable offset voltage SLEW RATE | dV _s /dt | | 50 | V/ns |
| Power dissipation | P _D | | 0.625 | W |
| Thermal resistance, junction to ambient | R _{thja} | | 200 | °C/W |
| Junction temperature | T _J | | 150 | °C |
| Storage temperature | T _S | | 150 | °C |

Note : Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltage referenced to COM, all currents are defined positive into any lead.

Recommended Operating Ratings

| Parameter | Symbol | Min. | Max. | Unit |
|--|-----------------|--------------------|--------------------|------|
| High side floating supply voltage | V _B | V _S +10 | V _S +20 | V |
| High side floating supply offset voltage | V _S | 6-V _{CC} | 600 | |
| High side(HO) output voltage | V _{HO} | V _S | V _B | |
| Low side(LO) output voltage | V _{LO} | COM | V _{CC} | |
| Logic input voltage(HIN, LIN) | V _{IN} | COM | V _{CC} | |
| Low side supply voltage | V _{CC} | 10 | 20 | |
| Ambient t emperature | T _A | -40 | 125 | °C |

ESD Level

| Parameter | Plns | Conditions | Level | Unit |
|---------------------------|---|------------------|--------|------|
| Human Body Model(HBM) | V _{CC} ,COM,HIN,LIN,LO | R=1.5kΩ, C=100pF | ±2,000 | V |
| | VB,HO,VS | | ±1,500 | |
| Machine Model(MM) | V _{CC} ,COM,HIN,LIN, VB,HO,VS | C=200pF | ±300 | V |
| | LO | | ±200 | |
| Charged Device Model(CDM) | All Pins | | ±500 | |

Static Electrical Characteristics

(VBIAS(VCC, VBS)=15.0V, TA = 25°C, unless otherwise specified. The VIN, VTH and IIN parameters are referenced to COM. The VO and IO parameters are referenced to COM and VS is applicable to HO and LO.)

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
|--|------------------|----------------------------------|------|------|------|------|
| VCC and VBS supply undervoltage positive going threshold | VCCUV+ VBSUV+ | | 8.2 | 9.2 | 10.0 | V |
| VCC and VBS supply undervoltage negative going threshold | VCCUV- VBSUV- | | 7.6 | 8.7 | 9.6 | |
| VCC supply undervoltage lockout hysteresis | VCCUVH VBSUVH | | - | 0.6 | - | |
| Offset supply leakage current | ILK | VB=VS=600V | - | - | 50 | uA |
| Quiescent VBS supply current | IQBS | VIN=0V or 5V | - | 45 | 120 | |
| Quiescent VCC supply current | IQCC | VIN=0V or 5V | - | 70 | 180 | |
| Operating VBS supply current | IPBS | f _{in} =20kHz,rms value | - | - | 600 | uA |
| Operating VCC supply current | IPCC | f _{in} =20kHz,rms value | - | - | 600 | |
| Logic "1" input voltage | VIH | | 2.9 | - | - | V |
| Logic "0" input voltage | VIL | | - | - | 0.8 | |
| High level output voltage, VBIAS-VO | VOH | | - | - | 1.0 | |
| Low level output voltage, VO | VOL | IO=20mA | - | - | 0.6 | V |
| Logic "1" input bias current | IIN+ | VIN=5V | - | 10 | 20 | uA |
| Logic "0" input bias current | IIN- | VIN=0V | - | 1.0 | 2.0 | |
| Output high short circuit pulse current | IO+ | VO=0V PW<10us | 250 | 350 | - | mA |
| Output low short circuit pulsed current | IO- | VO=VB, PW<10us | 500 | 650 | - | |
| Allowable negative VS pin voltage for HIN signal propagation to HO | VS | | - | -9.8 | -7 | V |

Dynamic Electrical Characteristics

(VBIAS(VCC, VBS)=15.0V, VS=COM, CL=1000pF and TA = 25°C, unless otherwise specified.)

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
|-------------------------------------|------------------|---------------|------|------|------|------|
| Turn-on propagation delay | t _{on} | VS=0V | 100 | 170 | 300 | ns |
| Turn-off propagation delay | t _{off} | VS=0V or 600V | 100 | 200 | 300 | |
| Turn-on rise time | t _r | | 20 | 60 | 140 | |
| Turn-off fall time | t _f | | - | 30 | 80 | |
| Delay matching, HS & LS turn-on/off | MT | | - | - | 50 | |

Typical Characteristics




Fig. 1 Turn-On Propagation Delay vs. Supply Voltage




Fig. 2 Turn-On Propagation Delay vs. Temperature




Fig. 3 Turn-Off Propagation Delay vs. Supply Voltage




Fig. 4 Turn-Off Propagation Delay vs. Temperature




Fig. 5 Turn-On Rising Time vs. Supply Voltage




Fig. 6 Turn-On Rising Time vs. Temperature

Typical Characteristics




Fig. 7 Turn-Off Falling Time vs. Supply Voltage




Fig. 8 Turn-Off Falling Time vs. Temperature




Fig. 9 Output Sourcing Current vs. Supply Voltage




Fig. 10 Output Sourcing Current vs. Temperature




Fig. 11 Output Sinking Current vs. Supply Voltage




Fig. 12 Output Sinking Current vs. Temperature

Typical Characteristics




Fig. 13 Allowable Negative VS Voltage
for Signal Propagation to High Side vs. Supply Voltage




Fig. 14 Allowable Negative VS Voltage
for Signal Propagation to High Side vs. Temperature




Fig. 15 I_{QCC} vs. Supply Voltage




Fig. 16 I_{QCC} vs. Temperature




Fig. 17 I_{QBS} vs. Supply Voltage




Fig. 18 I_{QBS} vs. Temperature

Typical Characteristics




Fig. 19 High Level Output Voltage vs. Supply Voltage




Fig. 20 High Level Output Voltage vs. Temperature




Fig. 21 Low Level Output Voltage vs. Supply Voltage




Fig. 22 Low Level Output Voltage vs. Temperature




Fig. 23 Input Bias Current vs. Supply Voltage




Fig. 24 Input Bias Current vs. Temperature

Typical Characteristics




Fig. 25 VCC UVLO Threshold Voltage vs. Temperature




Fig. 26 VBS UVLO Threshold Voltage vs. Temperature




Fig. 27 VB to COM Leakage Current vs. Temperature




Fig. 28 Input Logic Threshold Voltage vs. Temperature

Typical Characteristics




Fig. 29 Switching Time Test Circuit




Fig. 30 Input / Output Timing Diagram




Fig. 31 Switching Time Waveform Definitions





Fig. 32 Delay Matching Waveform Definition

Typical Application Circuit



Mechanical Dimensions

Package




Dimensions in millimeters

8-SOIC

| Symbol | Inches | | Millimeters | | Notes |
|----------|----------|------|-------------|------|-------|
| | Min. | Max. | Min. | Max. | |
| A | .053 | .069 | 1.35 | 1.75 | |
| A1 | .004 | .010 | 0.10 | 0.25 | |
| B | .013 | .020 | 0.33 | 0.51 | |
| C | .0075 | .010 | 0.20 | 0.25 | 5 |
| D | .189 | .197 | 4.80 | 5.00 | 2 |
| E | .150 | .158 | 3.81 | 4.01 | 2 |
| e | .050 BSC | | 1.27 BSC | | |
| H | .228 | .244 | 5.79 | 6.20 | |
| h | .010 | .020 | 0.25 | 0.50 | |
| L | .016 | .050 | 0.40 | 1.27 | 3 |
| N | 8 | | 8 | | 6 |
| α | 0° | 8° | 0° | 8° | |
| ccc | — | .004 | — | 0.10 | |

Notes:

- Dimensioning and tolerancing per ANSI Y14.5M-1982.
- "D" and "E" do not include mold flash. Mold flash or protrusions shall not exceed .010 inch (0.25mm).
- "L" is the length of terminal for soldering to a substrate.
- Terminal numbers are shown for reference only.
- "C" dimension does not include solder finish thickness.
- Symbol "N" is the maximum number of terminals.




Mechanical Dimensions (Continued)

Package

Dimensions in millimeters/inches

8-DIP-300



Ordering Information

| Device | Package | Operating Temperature | Packing |
|-----------|---------|-----------------------|-------------|
| FAN7382M | 8SOIC | -40°C ~ +125°C | Tube |
| FAN7382MX | | | Tape & Reel |
| FAN7382N | 8DIP | | Tube |

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.