

Data sheet acquired from Harris Semiconductor SCHS058A - Revised March 2002

CD4076B Types

CMOS 4-Bit **D-Type Registers**

High-Voltage Types (20-Volt Rating)

■ CD4076B types are four-bit registers consisting of D-type flip-flops that feature three-state outputs. Data Disable inputs are provided to control the entry of data into the flip-flops. When both Data Disable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the clock input. Output Disable inputs are also provided. When the Output Disable inputs are both low, the normal logic states of the four outputs are available to the load. The outputs are disabled independently of the clock by a high logic level at either Output Disable input, and present a high impedance.

The CD4076B types are supplied in 16-lead ceramic dual-in-line packages (D and F suffixes), 16-lead dual-in-line packages (E suffix), 16-lead small-outline package (NSR suffix), and in chip form (H suffix).


Features:

- Three-state outputs
- Input disabled without gating the clock
- Gated output control lines for enabling or disabling the outputs
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin over full package temperature

1 V at V_{DD} = 5 V

2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V


- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



TERMINAL ASSIGNMENT

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIN	AITS	UNITS	
	(V)				
Supply Voltage Range (For TA=Full Package Temperature Range)		3	18	٧	
	-5	200			
Data Setup Time, to	10	80		ns	
19 to	15 📜	60			
	5	200	-		
Clock Pulse Width, tw	10	100	-	ns	
i de la companya di santa di s	l 15	80	-		
	5		3		
Clock Input Frequency, fCL	1.0	dc	6	MHz	
	- 15		8		
WW.a	5	-	15		
Clock Input Rise or Fall Time, trCL,tfCL	10	_	5	μs	
. In	15	_	5		
	5	120	-		
Reset Pulse Width, tw	10	50		ns	
, ,,,	15	40	· –		
	5	180	-		
Data Input Disable Setup Time, t _S	10	100	-	ns	
2012 11-21-21-21-21-21-3	15	70	_		






Fig.1 — Typical output low (sink) current characteristics.




Fig.2 - Minimum output low (sink) current characteristics.





Fig.3 - Typical output high (source) current characteristics.

Copyright © 2002, Texas Instruments Incorporated

CD4076B Types

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	•
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	500mW
For T _A = +100°C to +125°C	Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Type	s)100mW
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	•
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max	+265 ^o C



DRAIN-TO-SOURCE VOLTAGE (VDS)-V

Fig.4 — Minimum output high (source) current characteristics.




Fig.5 — Functional waveforms for CD40768.




Fig.7 — Typical transition time vs. load capacitance.

Truth Table

		Data Input Disable		3. Data	Next State Output	
Reset	Clock	G1	G2	0	0	
7	×	x	х .	x	0	
0	0	х	x	×	a	NC
0		í	x	×	a	NC
0		X 7	1	x	٥	NC
0		0	0	1	-1	ļ
0		0	0	0.	0	
0	_ 1	×	×	×	Q	NC
0	_	×	x	x	a	NC

When either Output Disable M or N is high, the outputs are disabled (high impedance state), however sequential operation of the flip flops is not affected.

- 1 ≡ High Leve! 0 ≡ Low Level
- Level X = Don't Care
 Level NC = No Change




Fig.6 — Typical propagation delay time vs. load capacitance (clock to Q).




Fig.8 - CD4076B logic diagram.

CD4076B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C, Input $t_r, t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω (Unless otherwise noted)

CHARACTERISTIC	TEST CONDI	TIONS			rs	UNITS	
		V _{DD} V	Min.	Тур.	Max.	,	
Propagation Delay Time: Clock to Q Output, tpHL, tpLH		5 10		300 125	600 250		
		15 5		90 230	180 460		
Reset, tPHL		10 15		100 75	200 150;,	ns	A CONTRACTOR OF THE
3-State Output 1 or 0 to High Impedance, tpHZ, tpLZ	R _L =1kΩ	- 5 s 10 15	f	150 75 60	300 150 120		Landa on Name to St
3-State High Impedance to 1 or 0 Output, tpzH, tpzL	R _L = 1 kΩ	5 10 15		150 75 60	300 150 120		
Transition Time, 1THL 1TLH		5 10 15		100 50 40	200 100 80	ns	
Maximum Clock Input Frequency, f _{CL}		5 10 15	3 6 8	6 12 16		MHz	
Minimum Clock Pulse Width, tw		5 10 15		100 50 40	200 100 80	ns	
Maximum Clock Input Rise or Fall Time, trol, ^t fcl		5 10 15	15 5 5	-	_ _ _	μs <u>-</u>	
Minimum Reset Pulse With, tw		5 10 15		60 25 20	120 50 40	ns	
Minimum Data Setup Time, t _S		5 10 15	:) ;	100 40 30	200 80 60	ns	
Minimum Data Input Disable Setup Time, t _S		5 10 15	1 1 1	90 50 35	180 100 70	ns	
Input Capacitance, CIN	Any Input	. .	-	5	7.5	pF	




Fig.11 - Quiescent device current test circuit.




Fig. 12 - Input voltage test circuit.




Fig. 13 - Input current test circuit.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°						(°C)	
ISTIC	Vo	VIN	VDD		T 40		1=	+25			UNITS
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device	. +	0,5	5	5	5	150	150		0.04	5	μA
Current,		0,10	10	10	10	300	300	<u> </u>	0.04	10	
IDD Wax.		0,15	15	20	20	600	600	-	0.04	20	μ
	_	0,20	20	100	100	3000	3000		0.08	100	1
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	u	
1OL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3 4	6.8		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	1.1	-0.9	-1.3	-2.6	_	
iOH way	13.5	0,15	15	-4.2	-4	-2.8	-2.4	3.4	-6.8	_	
Output Voltage:	_	0,5	5 ,		0	.05		_	0	0.05	V
Low Level, VOL Max.		0,10	10		,O	.05		_	0	0.05	
AOL Max.	_	0,15	15		0	.05		_	0	0.05	
Output Voltage:	_	0,5	5	4.95				4.95	5	-	V
High-Level,	-	0,10	10	9.95					10	_	
VOH Min.		0,15	15		14	.95		14.95	15		
Input Low	0.5, 4.5	_	5		1.5					1.5	
Voltage,	1, 9	-	10		·····	3		_	_	3	
VIL Max.	1.5,13.5	_	15	4				-		4	
Input High	0.5, 4.5	-	5	3.5				3.5	-		٧.
Voltage, VIH Min.	1, 9	_	10			7		7			
	1.5,13.5	-	15		1	1		11	_	-	
Input Current IJN Max.		0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μΑ
3-State Output Leakage Current IOUT Max	0,18	0,18	18	±0.4	±0.4	±12	±12	_	±10-4	±0.4	μΑ




Fig.9 — Typical maximum clock input frequency vs. supply voltage.





Fig. 10 — Typical dynamic power dissipation vs. frequency.



Dimensions and pad layout for CD4076BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $(10^{-3} \, \text{inch})$.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated