


Smart High-Side Power Switch Two Channels: 2 x $30m\Omega$ Current Sense

Product Summary

Operating Voltage	$V_{bb(on)}$	5.034V			
	Active channels:	one	two parallel		
On-state Resistance	R _{ON}	30mΩ	$15m\Omega$		
Load Current (ISO)	I _{L(ISO)}	12A	24A		
Current Limitation	I _{L(SCr)}	24A	24A		

Package



General Description

- N channel vertical power MOSFET with charge pump, ground referenced CMOS compatible input, diagnostic feedback and proportional load current sense monolithically integrated in Smart SIPMOS[®] technology.
- Fully protected by embedded protection functions

Applications

- µC compatible high-side power switch with diagnostic feedback for 12V and 24V grounded loads
- All types of resistive, inductive and capacitve loads
- Most suitable for loads with high inrush currents, so as lamps
- Replaces electromechanical relays, fuses and discrete circuits

Basic Functions


- CMOS compatible input
- Undervoltage and overvoltage shutdown with auto-restart and hysteresis
- Fast demagnetization of inductive loads
- Logic ground independent from load ground

Protection Functions

- Short circuit protection
- Overload protection
- Current limitation
- Thermal shutdown
- Overvoltage protection (including load dump) with external resistor
- Reverse battery protection with external resistor
- Loss of ground and loss of V_{bb} protection
- Electrostatic discharge protection (ESD)


Diagnostic Functions

- Proportinal load current sense
- Diagnostic feedback with open drain output
- Open load detection in OFF-state with external resistor
- Feedback of thermal shutdown in ON-state





Functional diagram



Pin Definitions and Functions

Pin	Symbol	Function
1,10, 11,12,	V _{bb}	Positive power supply voltage . For high
11,12,		current applications the heat slug should be used as Vbb connection.
3	IN1	Input 1,2, activates channel 1,2 in case of
7	IN2	logic high signal
16,17,	OUT1	Output 1,2, protected high-side power output
18,19		of channel 1,2. All pins of each output have to
12,13,	OUT2	be connected in parallel for operation
14,15		according ths spec (e.g. k _{ilis}). Design the
		wiring for the max. short circuit current
4	ST1	Diagnostic feedback 1,2 of channel 1,2
8	ST2	open drain, invers to input level
2	GND1	Ground 1,2 of chip channel 1,2
6	GND2	
5	IS1	Sense current output 1,2; proportional to the
9	IS2	load current, zero in the case of current
		limitation of the load current
Heatslug	V _{bb}	Positiv powersupply voltage. Good way to design a very low thermal resistance.

Pin configuration

(top view)						
V _{bb} GND1 IN1 ST1 IS1 GND2 IN2 ST2 IS2	1 ● 2 3 4 5 6 7 8 9	V _{bb}	20 19 18 17 16 15 14 13 12	V _{bb} OUT1 OUT1 OUT1 OUT2 OUT2 OUT2 OUT2 OUT2			
V _{bb} 10 11 V _{bb} Heat slug							



Maximum Ratings at $T_j = 25^{\circ}C$ unless otherwise specified

Parameter	Symbol	Values	Unit
Supply voltage (overvoltage protection see page 4)	V _{bb}	43	V
Supply voltage for full short circuit protection $T_{j,start} = -40 \dots + 150^{\circ}C$	V _{bb}	34	V
Load current (Short-circuit current, see page 5)	L	self-limited	Α
Load dump protection ¹) $V_{\text{LoadDump}} = V_{\text{A}} + V_{\text{S}}$, $V_{\text{A}} = 13.5$ V $R_{\text{I}}^{2} = 2 \Omega$, $t_{\text{d}} = 200$ ms; IN = low or high, each channel loaded with $R_{\text{L}} = 7.0 \Omega$,		60	V
Operating temperature range Storage temperature range	T _j T _{stg}	-40+150 -55+150	°C
Power dissipation (DC)4) $T_a = 25^{\circ}C$: $T_a = 85^{\circ}C$:(all channels active) $T_a = 85^{\circ}C$:	P _{tot}	3.8 2.0	W
Maximal switchable inductance, single pulse $V_{bb} = 12V$, $T_{j,start} = 150^{\circ}C^{4}$,			
$I_{\rm L}$ = tbd A, $E_{\rm AS}$ = tbd mJ, 0Ω one channel: $I_{\rm L}$ = tbd A, $E_{\rm AS}$ = tbd mJ, 0Ω two parallel channels: see diagrams on page 10	ZL	tbd tbd	mH
Electrostatic discharge capability (ESD) IN: (Human Body Model) ST, IS: out to all other pins shorted: acc. MIL-STD883D, method 3015.7 and ESD assn. std. S5.1-1993 R=1.5kΩ; C=100pF	V _{ESD}	1.0 4.0 8.0	kV
Input voltage (DC)	V _{IN}	-10 +16	V
Current through input pin (DC) Current through status pin (DC) Current through current sense pin (DC) see internal circuit diagram page 9	I _{IN} I _{ST} I _{IS}	±2.0 ±5.0 ±14	mA

Thermal Characteristics

Parameter and Conditions		Symbol	Values			Unit
		-	min	typ	max	
Thermal resistance junction -case junction - ambient ⁴⁾	each channel: one channel active: all channels active:	R _{thjs} R _{thja}	 	 40 33	1 	K/W

Supply voltages higher than V_{bb(AZ)} require an external current limit for the GND and status pins a 150Ω resistor for the GND connection is recommended.

²⁾ $R_{\rm I}$ = internal resistance of the load dump test pulse generator

³⁾ V_{Load dump} is set up without the DUT connected to the generator per ISO 7637-1 and DIN 40839

 ⁴⁾ Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70μm thick) copper area for V_{bb} connection. PCB is vertical without blown air.



Electrical Characteristics

Parameter and Conditions, each of the two channels	Symbol		Values		Unit
at T _j = -40+150°C, V_{bb} = 12 V unless otherwise specified		min	typ	max	

Load Switching Capabilities and Characteristics

		3				
On-state resistance (V	bb to OUT); IL = 5 A					
	each channel, $T_j = 25^{\circ}C$:	R _{ON}		27	30	mΩ
	<i>T</i> _j = 150°C:			54	60	
two p	arallel channels, $T_j = 25^{\circ}C$:			14	15	
Output voltage drop lin	nitation at small load					
currents, see page 14		$V_{ON(NL)}$		50		mV
<i>I</i> L = 0.5 A	<i>T</i> j =-40+150°C:					
Nominal load current, I						
	one channel active:	I _{L(NOM)}	11	12		A
f	two parallel channels active:		22	24		
ISO 10483-1, 6.7: <i>Von</i> =0.3	5V $T_{\rm C} = 85^{\circ}{\rm C}$					
Output current while GI	ND disconnected or pulled up;	I _{L(GNDhigh)}			8	mA
$V_{bb} = 30 V, V_{IN} = 0,$						
see diagram page 9; (not te	sted specified by design)					
Turn-on time ⁵⁾	IN to 90% V _{OUT} :	<i>t</i> on	25	70	150	μs
Turn-off time	IN . to 10% Vour:	<i>t</i> off	25	80	200	
$R_{\rm L} = 12 \Omega$						
Slew rate on 5)		d <i>V</i> /dt _{on}	0.1		1	V/µs
10 to 30% $V_{\rm OUT}$, $R_{\rm L}$ =	12 Ω:					
Slew rate off 5)		-dV/dt _{off}	0.1		1	V/µs
70 to 40% V_{OUT} , R_{L} =	12 Ω:					

Operating Parameters

Operating voltage ⁶⁾		V _{bb(on)}	5.0		34	V
Undervoltage shutdown		V _{bb(under)}	3.2		5.0	V
Undervoltage restart	7 _i =-40+25°C: 7 _j =+150°C∶	V _{bb(u rst)}		4.5	5.5 6.0	V
Undervoltage restart of charge p	ump					
see diagram page 13	7 _j =-40+25°C: 7 _j =150°C:	V _{bb(ucp)}		4.7	6.5	V
	<i>T</i> j =150°C∶				7.0	
Undervoltage hysteresis		$\Delta V_{\rm bb(under)}$		0.5		V
$\Delta V_{bb}(under) = V_{bb}(u rst) - V_{bb}(under)$						
Overvoltage shutdown		V _{bb(over)}	34		43	V
Overvoltage restart		V _{bb(o rst)}	33			V
Overvoltage hysteresis		$\Delta V_{\rm bb(over)}$		1		V
Overvoltage protection ⁷⁾	7i =-40:	V _{bb(AZ)}	41			V
<i>I</i> bb=40 mÅ	Ţ=+25+150°C:	~~~~~	43	47	52	

⁵⁾ See timing diagram on page 11.

⁶⁾ At supply voltage increase up to V_{bb} = 4.7 V typ without charge pump, $V_{OUT} \approx V_{bb}$ - 2 V



BTS 840S2

Parameter and Conditions, each of the two channels	Symbol		Values		Unit
at T _j = -40+150°C, V_{bb} = 12 V unless otherwise specified		min	typ	max	

Standby current ⁸⁾	<i>T</i> _j =-40°C25°C:	I _{bb(off)}	 8	30	μA
$V_{IN} = 0$; see diagram page 10	<i>T</i> _j =150°C∶		 24	50	
Leakage output current (included in Ibb(off))		I _{L(off)}	 	20	μA
$V_{\rm IN} = 0$					
Operating current ⁹), $V_{IN} = 5V$, $I_{GND} = I_{GND1} + I_{GND2}$,	one channel on: two channels on:	I _{GND}	 1.2 2.4	3 6	mA

Protection Functions

Current limit, (see timing diagrams, pa	age 12)					
	<i>T</i> j =-40°C∶	I _{L(lim)}	48	56	65	Α
	<i>T</i> j =-40°C∶ <i>T</i> j =25°C∶		40	50	58	
	<i>T</i> _j =+150°C∶		31	37	45	
Repetitive short circuit current lim	it,					
$T_{\rm j} = T_{\rm jt}$	each channel	I _{L(SCr)}		24		Α
two	parallel channels			24		
(see timing diagrams, page 12)						
Initial short circuit shutdown time	<i>T</i> _{j,start} =25°C∶	<i>t</i> _{off(SC)}		2.0		ms
(see timing d	iagrams on page 12)					
Output clamp (inductive load swite						
at VON(CL) = Vbb - VOUT, IL= 40 mA	<i>T</i> j =-40°C:	V _{ON(CL)}	41			V
	<i>T</i> j =25°C…150°C∶		43	47	52	
Thermal overload trip temperature	9	<i>T</i> _{jt}	150			°C
Thermal hysteresis		ΔT_{jt}		10		K

Reverse Battery

Reverse battery voltage ¹¹⁾	- <i>V</i> _{bb}	 	32	V
Drain-source diode voltage ($V_{out} > V_{bb}$) $f_L = -4.0 \text{ A}, T_i = +150^{\circ} \text{ C}$	-V _{ON}	 600		mV

8) Measured with load; for the whole device; all channels off

⁷⁾ Supply voltages higher than V_{bb(AZ)} require an external current limit for the GND and status pins (a 150 Ω resistor in the GND connection is recommended). See also V_{ON(CL)} in table of protection functions and circuit diagram page 9.

⁹⁾ Add I_{ST} , if $I_{ST} > 0$

¹⁰⁾ If channels are connected in parallel, output clamp is usually accomplished by the channel with the lowest VON(CL)

¹¹⁾ Requires a 150 Ω resistor in GND connection. The reverse load current through the intrinsic drain-source diode has to be limited by the connected load. Power dissipation is higher compared to normal operating conditions due to the voltage drop across the drain-source diode. The temperature protection is not active during reverse current operation! Input and Status currents have to be limited (see max. ratings page 3 and circuit page 9).



Parameter and Conditions, each of the two channels	Symbol		Values		Unit
at T _j = -40+150°C, V_{bb} = 12 V unless otherwise specified		min	typ	max	

Diagnostic Characteristics

Current sense ratio ¹²⁾ ,						
<i>V</i> IS = 05 V, <i>V</i> bb(on) = 6						
$k_{\rm ILIS} = I_{\rm L} / I_{\rm IS}$	$T_{\rm j} = -40^{\circ}{\rm C}, \ I_{\rm L} = 5 {\rm A}:$	<i>k</i> ILIS	4350	4800	5800	
	<i>T</i> j= -40°C, <i>I</i> L= 0.5 A:		3100	4800	7800	
	T_{j} = 25+150°C, I_{L} = 5 A: T_{j} = 25+150°C, I_{L} = 0.5 A:		4350 3800	4800 4800	5350 6300	
Current sense output v						
<i>T</i> _j = −40+150°C	$l_{\rm IS} = 0, \ l_{\rm L} = 5 \ {\rm A}:$	$V_{\rm IS(lim)}$	5.4	6.1	6.9	V
Current sense leakage	/offset current					
<i>T</i> j = −40+150°C	$V_{IN}=0, V_{IS}=0, I_{L}=0$:	I _{IS(LL)}	0		1	μA
	$V_{IN}=5 \text{ V}, V_{IS}=0, I_{L}=0$:	I _{IS(LH)}	0		15	
$V_{IN}=5 V$, $V_{IS}=0$, $V_{OUT}=0$ (short circuit)		I _{IS(SH)}	0		10	
(<i>I</i> IS(SH) not tested, specified by design)						
Current sense settling	time to I _{IS static} ±10% after					
positive input slope, $I_{L} = 0$ 5 A (not tested, specified by design)		t _{son(IS)}			300	μs
Current sense settling time to 10% of $I_{\rm IS}$ static after						
negative input slope, /L = 5 0 A (not tested, specified by design)		<i>t</i> _{soff(IS)}		30	100	μs
Current sense rise time (60% to 90%) after change						
of load current $I_{L} = 2.5 - 5 A$		t _{slc(IS)}		10		μs
(not tested, specified by design)						
Open load detection voltage ¹⁴⁾ (off-condition)		V _{OUT(OL)}	2	3	4	V
Internal output pull down (pin 17,18 to 2 resp. 13,14 to 6), VOUT=5 V		Ro	5	15	40	kΩ
		•	•			

¹²⁾ This range for the current sense ratio refers to all devices. The accuracy of the k_{ILIS} can be raised at least by a factor of two by matching the value of k_{ILIS} for every single device. In the case of current limitation the sense current I_{IS} is zero and the diagnostic feedback potential V_{ST} is High. See figure 2c, page 12.

¹³⁾ Valid if $V_{bb(u rst)}$ was exceeded before.

¹⁴⁾ External pull up resistor required for open load detection in off state.



Parameter and Conditions, each of the two channels	Symbol		Values		Unit
at T _j = -40+150°C, V_{bb} = 12 V unless otherwise specified		min	typ	max	

Input and Status Feedback¹⁵⁾

Input resistance (see circuit page 9)	R _I	3.0	4.5	7.0	kΩ
Input turn-on threshold voltage	$V_{\rm IN(T+)}$			3.5	V
Input turn-off threshold voltage	V _{IN(T-)}	1.5			V
Input threshold hysteresis	$\Delta V_{\rm IN(T)}$		0.5		V
Off state input current $V_{\rm IN} = 0.4$ V:	I _{IN(off)}	1		50	μA
On state input current $V_{\rm IN} = 5$ V:	I _{IN(on)}	20	50	90	μA
Delay time for status with open load after Input neg. slope (see diagram page 13)	t _{d(ST OL3)}		400		μs
Status delay after positive input slope (not tested, specified by design)	t _{don(ST)}		13		μs
Status delay after negative input slope (not tested, specified by design)	t _{doff(ST)}		1		μs
Status output (open drain)					
Zener limit voltage $T_j = -40+150^{\circ}C$, $I_{ST} = +1.6$ mA:	$V_{\rm ST(high)}$	5.4	6.1	6.9	V
ST low voltage $T_j = -40+25$ °C, $I_{ST} = +1.6$ mA: $T_j = +150$ °C, $I_{ST} = +1.6$ mA:	V _{ST(low)}			0.4 0.7	
Status leakage current, $V_{ST} = 5 V$, $T_{j}=25 + 150^{\circ}C$:	I _{ST(high)}			2	μA

 $^{^{\}rm 15)}\,$ If ground resistors $\rm R_{GND}$ are used, add the voltage drop across these resistors.




Truth Table

	Input 1	Output 1	Status 1	Current Sense 1
	Input 2	Output 2	Status 2	Current Sense 2
	level	level	level	IIS
Normal	L	L	Н	0
operation	н	н	L	nominal
Current-	L	L	Н	0
limitation	н	н	н	0
Short circuit to	L	L	Н	0
GND	н	L ¹⁶)	н	0
Over-	L	L	Н	0
temperature	Н	L	Н	0
Short circuit to	L	н	L ¹⁷)	0
V _{bb}	н	н	L	<nominal <sup="">18)</nominal>
Open load	L	L ¹⁹)	H (L ²⁰⁾)	0
	н	Н	`L ´	0
Undervoltage	L	L	Н	0
	Н	L	L	0
Overvoltage	L	L	Н	0
	Н	L	L	0
Negative output	L	L	Н	0
voltage clamp				

L = "Low" LevelX = don't careZ = high impedance, potential depends on external circuitH = "High" LevelStatus signal after the time delay shown in the diagrams (see fig 5. page 13)Parallel switching of channel 1 and 2 is possible by connecting the inputs and outputs in parallel. The statusoutputs ST1 and ST2 have to be configured as a 'Wired OR' function with a single pull-up resistor. The currentsense outputs IS1 and IS2 have to be connected with a single pull-down resistor.

Terms



Leadframe (V_{bb}) is connected to pin 1,10,11,12,15,16,19,20

External R_{GND} optional; two resistors R_{GND1}, R_{GND2} = 150 Ω or a single resistor R_{GND} = 75 Ω for reverse battery protection up to the max. operating voltage.

¹⁶⁾ The voltage drop over the power transistor is V_{bb} - V_{OUT} > 3V typ. Under this condition the sense current I_{IS} is zero

¹⁷⁾ An external short of output to V_{bb}, in the off state, causes an internal current from output to ground. If R_{GND} is used, an offset voltage at the GND and ST pins will occur and the V_{ST low} signal may be errorious.


¹⁸⁾ Low ohmic short to $V_{\rm bb}$ may reduce the output current $I_{\rm L}$ and therefore also the sense current $I_{\rm IS}$.

¹⁹⁾ Power Transistor off, high impedance

 $^{^{20)}}$ with external resistor between $V_{_{BB}}$ and OUT




Input circuit (ESD protection), IN1 or IN2




The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.

Status output, ST1 or ST2




ESD-Zener diode: 6.1 V typ., max 5.0 mA; $R_{ST(ON)}$ < 375 Ω at 1.6 mA. The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.

Current sense output




ESD-Zener diode: 6.1 V typ., max 14 mA; $R_{IS} = 1 k\Omega$ nominal

Inductive and overvoltage output clamp, OUT1 or OUT2



 V_{ON} clamped to $V_{ON(CL)} = 47$ V typ.


Overvoltage and reverse batt. protection




 $V_{Z1} = 6.1 \text{ V typ.}, V_{Z2} = 47 \text{ V typ.}, R_{GND} = 150 \Omega,$ $R_{ST} = 15k\Omega, R_I = 4.5k\Omega \text{ typ.}, R_{IS} = 1k\Omega, R_V = 15k\Omega,$ In case of reverse battery the current has to be limited by the load. Temperature protection is not active

Open-load detection OUT1 or OUT2

OFF-state diagnostic condition: $V_{OUT} > 3 V$ typ.; IN low




GND disconnect



Any kind of load. In case of IN = high is $V_{OUT} \approx V_{IN} \cdot V_{IN(T+)}$. Due to V_{GND} > 0, no V_{ST} = low signal available.




GND disconnect with GND pull up



Any kind of load. If $V_{GND} > V_{IN} - V_{IN(T+)}$ device stays off Due to $V_{GND} > 0$, no $V_{ST} =$ low signal available.


$V_{bb}\xspace$ disconnect with energized inductive load



For inductive load currents up to the limits defined by Z_{L} (max. ratings and diagram on page 10) each switch is protected against loss of V_{bb} .

Consider at your PCB layout that in the case of Vbb disconnection with energized inductive load all the load current flows through the GND connection.

Inductive load switch-off energy dissipation



Energy stored in load inductance:

$$E_{\rm L} = \frac{1}{2} \cdot {\rm L} \cdot {\rm I}_{\rm L}^2$$

While demagnetizing load inductance, the energy dissipated in PROFET is


$$E_{AS} = E_{bb} + E_L - E_R = \int V_{ON(CL)} \cdot i_L(t) dt$$

with an approximate solution for $R_L > 0 \Omega$:

$$E_{\text{AS}} = \frac{I_{\text{L}} \cdot L}{2 \cdot R_{\text{L}}} (V_{\text{bb}} + |V_{\text{OUT}(\text{CL})}|) ln (1 + \frac{I_{\text{L}} \cdot R_{\text{L}}}{|V_{\text{OUT}(\text{CL})}|})$$

Maximum allowable load inductance for a single switch off (one channel) $^{4)}$

 $L = f(I_L)$; T_{j,start} = 150°C, V_{bb} = 12 V, R_L = 0 Ω






Timing diagrams

Both channels are symmetric and consequently the diagrams are valid for channel 1 and channel 2

Figure 1a: Switching a resistive load, change of load current in on-condition:



The sense signal is not valid during settling time after turn or change of load current.






Figure 2a: Switching a resistive load, turn-on/off time and slew rate definition:





Figure 2b: Switching a lamp:



The initial peak current should be limited by the lamp and not by the current limit of the device.



Figure 2c: Switching a lamp with current limit:






Figure 2d: Switching an inductive load



 $^{\ast})$ if the time constant of load is too large, open-load-status may occur


Figure 3a: Turn on into short circuit: shut down by overtemperature, restart by cooling

IN1 other channel: normal operation



Heating up of the chip may require several milliseconds, depending on external conditions

Figure 3b: Turn on into short circuit: shut down by overtemperature, restart by cooling (two parallel switched channels 1 and 2) IN1/2



ST1 and ST2 have to be configured as a 'Wired OR' function ST1/2 with a single pull-up resistor.



Figure 4a: Overtemperature: Reset if $T_j < T_{jt}$




Figure 5a: Open load: detection (with R_{EXT}), turn on/off to open load




Figure 6a: Undervoltage:





Figure 6b: Undervoltage restart of charge pump



charge pump starts at $V_{bb(ucp)}$ =4.7 V typ.



Figure 7a: Overvoltage:





Figure 8a: Current sense versus load current²¹::



²¹ This range for the current sense ratio refers to all devices. The accuracy of the k_{ILIS} can be raised at least by a factor of two by matching the value of k_{ILIS} for every single device.





Figure 9a: Output voltage drop versus load current:






Package and Ordering Code

Standard: P-DSO-20-12 (Power SO 20)

Sales Code	BTS 840
Ordering Code	tbd

All dimensions in millimetres



Published by Infineon Technologies AG i. Gr., Bereichs Kommunikation, St.-Martin-Strasse 53 D-81541 München

© Infineon Technologies AG1999 All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologiesis an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infireon Technologies Office.

InfineonTechnologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.