


ADG508A/ADG509A
FEATURES

44V Supply Maximum Rating
V_{SS} to V_{DD} Analog Signal Range
Single/Dual Supply Specifications
Wide Supply Ranges (10.8V to 16.5V)
Extended Plastic Temperature Range (-40°C to +85°C)
Low Power Dissipation (28mW max)
Low Leakage (20pA typ)
Available in 16-Lead DIP/SOIC and 20-Lead PLCC/LCCC Packages
Superior Alternative to:
DG508A, HI-508
DG509A, HI-509

FUNCTIONAL BLOCK DIAGRAMS

GENERAL DESCRIPTION

The ADG508A and ADG509A are CMOS monolithic analog multiplexers with 8 channels and dual 4 channels respectively. The ADG508A switches one of 8 inputs to a common output depending on the state of three binary addresses and an enable input. The ADG509A switches one of 4 differential inputs to a common differential output depending on the state of two binary addresses and an enable input. Both devices have TTL and 5V CMOS logic compatible digital inputs.

The ADG508A and ADG509A are designed on an enhanced LC²MOS process which gives an increased signal capability of V_{SS} to V_{DD} and enables operation over a wide range of supply voltages. The devices can comfortably operate anywhere in the 10.8V to 16.5V single or dual supply range. These multiplexers also feature high switching speeds and low R_{ON}.

PRODUCT HIGHLIGHTS

1. **Single/Dual Supply Specifications with a Wide Tolerance:** The devices are specified in the 10.8V to 16.5V range for both single and dual supplies.
2. **Extended Signal Range:** The enhanced LC²MOS processing results in a high breakdown and an increased analog signal range of V_{SS} to V_{DD}.
3. **Break-Before-Make Switching:** Switches are guaranteed break-before-make so that input signals are protected against momentary shorting.
4. **Low Leakage:** Leakage currents in the range of 20pA make these multiplexers suitable for high precision circuits.

ORDERING GUIDE

Model ¹	Temperature Range	Package Option ²
ADG508AKN	-40°C to +85°C	N-16
ADG508AKR	-40°C to +85°C	R-16A
ADG508AKP	-40°C to +85°C	P-20A
ADG508ABQ	-40°C to +85°C	Q-16
ADG508ATQ ³	-55°C to +125°C	Q-16
ADG508ATE ³	-55°C to +125°C	E-20A
ADG509AKN	-40°C to +85°C	N-16
ADG509AKR	-40°C to +85°C	R-16A
ADG509AKP	-40°C to +85°C	P-20A
ADG509ABQ	-40°C to +85°C	Q-16
ADG509ATQ ³	-55°C to +125°C	Q-16
ADG509ATE	-55°C to +125°C	E-20A

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to part number. See Analog Devices Military Products Databook (1990) for military data sheet.

²E = Leadless Ceramic Chip Carrier (LCCC); N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC); Q = Cerdip; R = 0.15" Small Outline IC (SOIC). For outline information see Package Information section.

ADG508A/ADG509A—SPECIFICATIONS

Dual Supply ($V_{DD} = +10.8V$ to $+16.5V$, $V_{SS} = -10.8V$ to $-16.5V$ unless otherwise noted.)

Parameter	ADG508A ADG509A K Version		ADG508A ADG509A B Version		ADG508A ADG509A T Version		Units	Comments
	-40°C to +25°C +85°C		-40°C to 25°C +85°C		-55°C to +25°C +125°C			
ANALOG SWITCH								
Analog Signal Range	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{SS} V_{DD}	V_{min} V_{max}	
R_{ON}	280 450 300	280 600 400	280 600 400	280 450 300	280 600 400	280 600 400	Ω_{typ} Ω_{max} Ω_{max} Ω_{max} $\%/\text{C typ}$ $\%/\text{typ}$	-10V ≤ V_S ≤ +10V, $I_{DS} = 1\text{mA}$; Test Circuit 1 $V_{DD} = 15V(\pm 10\%)$, $V_{SS} = -15V(\pm 10\%)$ $V_{DD} = 15V(\pm 5\%)$, $V_{SS} = -15V(\pm 5\%)$ $V_S = 0$, $I_{DS} = 1\text{mA}$ -10V ≤ V_S ≤ +10V, $I_{DS} = 1\text{mA}$
R_{ON} Drift R_{ON} Match	0.6 5	0.6 5	0.6 5	0.6 5	0.6 5	0.6 5	$n\text{A typ}$ $n\text{A max}$	$V_1 = \pm 10V$, $V_2 = \mp 10V$; Test Circuit 2
$I_S(OFF)$, Off Input Leakage	0.02 1	0.02 50	0.02 1	0.02 50	0.02 1	0.02 50	$n\text{A typ}$ $n\text{A max}$	$V_1 = \pm 10V$, $V_2 = \mp 10V$; Test Circuit 3
$I_D(OFF)$, Off Output Leakage	0.04 1 ADG508A ADG509A	0.04 100 1 50	0.04 1 100 1 50	0.04 1 100 1 50	0.04 1 100 1 50	0.04 1 100 1 50	$n\text{A typ}$ $n\text{A max}$ $n\text{A max}$	$V_1 = \pm 10V$, $V_2 = \mp 10V$; Test Circuit 4
$I_D(ON)$, On Channel Leakage	0.04 1 ADG508A ADG509A	0.04 100 1 50	0.04 1 100 1 50	0.04 1 100 1 50	0.04 1 100 1 50	0.04 1 100 1 50	$n\text{A typ}$ $n\text{A max}$ $n\text{A max}$	$V_1 = \pm 10V$, $V_2 = \mp 10V$; Test Circuit 5.
I_{DFF} , Differential Off Output Leakage (ADG509A only)	25		25		25		$n\text{A max}$	$V_1 = \pm 10V$, $V_2 = \mp 10V$; Test Circuit 5.
DIGITAL CONTROL								
V_{INH} , Input High Voltage	2.4		2.4		2.4		V_{min} V_{max}	
V_{INL} , Input Low Voltage	0.8 1		0.8 1		0.8 1		$\mu\text{A max}$ pF max	$V_{IN} = 0$ to V_{DD}
I_{INL} or I_{INH}	8		8		8			
DYNAMIC CHARACTERISTICS								
$t_{TRANSITION}^1$	200 300	400	200 300	400	200 300	400	ns typ ns max	$V_1 = \pm 10V$, $V_2 = \mp 10V$; Test Circuit 6
t_{OPEN}^1	50 25	10	50 25	10	50 25	10	ns typ ns min	Test Circuit 7
$t_{ON(EN)}^1$	200 300	400	200 300	400	200 300	400	ns typ ns max	Test Circuit 8
$t_{OFF(EN)}^1$	200 300	400	200 300	400	200 300	400	ns typ ns max	Test Circuit 8
OFF Isolation	68 50		68 50		68 50		dB typ dB min	$V_{EN} = 0.8V$, $R_L = 1\text{k}\Omega$, $C_L = 15\text{pF}$, $V_S = 7V$ rms, $f = 100\text{kHz}$
$C_S(OFF)$ $C_D(OFF)$	5		5		5		pF typ	$V_{EN} = 0.8V$
ADG508A ADG509A	22 11		22 11		22 11		pF typ pF typ pC typ	
Q_{INJ} , Charge Injection	4		4		4			$R_S = 0\Omega$, $V_S = 0V$; Test Circuit 9
POWER SUPPLY								
I_{DD}	0.6	1.5	0.6	1.5	0.6	1.5	mA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}
I_{SS}	20	0.2	20	0.2	20	0.2	$\mu\text{A typ}$ mA max	$V_{IN} = V_{INL}$ or V_{INH}
Power Dissipation	10	28	10	28	10	28	mW typ mW max	

NOTE

¹Sample tested at 25°C to ensure compliance.

Specifications subject to change without notice.

Single Supply ($V_{DD} = +10.8V$ to $+16.5V$, $V_{SS} = GND = 0V$ unless otherwise noted.)

Parameter	ADG508A ADG509A K Version		ADG508A ADG509A B Version		ADG508A ADG509A T Version		Units	Comments	
	-40°C to +25°C + 85°C		-40°C to +25°C + 85°C		-55°C to +25°C + 125°C				
ANALOG SWITCH									
Analog Signal Range	GND V_{DD}	GND V_{DD}	GND V_{DD}	GND V_{DD}	GND V_{DD}	GND V_{DD}	V min V max Ω typ Ω max %/ $^{\circ}C$ typ % typ	$GND \leq V_S \leq +10V$, $I_{DS} = 0.5mA$; Test Circuit 1	
R_{ON}	500 700	1000	500 700	1000	500 700	1000			
R_{ON} Drift	0.6		0.6		0.6			$V_S = 0$, $I_{DS} = 0.5mA$	
R_{ON} Match	5		5		5			$GND \leq V_S \leq +10V$, $I_{DS} = 0.5mA$	
I_S (OFF), Off Input Leakage	0.02 1		0.02 1	50	0.02 1	50	nA typ nA max	$V1 = +10V/GND$, $V2 = GND/+ 10V$; Test Circuit 2	
I_D (OFF), Off Output Leakage	0.04 ADG508A ADG509A		0.04 1 50	100 50	0.04 1 50	100 50	nA typ nA max nA max	$V1 = +10V/GND$, $V2 = GND/+ 10V$; Test Circuit 3	
I_D (ON), On Channel Leakage	0.04 ADG508A ADG509A		0.04 1 50	100 50	0.04 1 50	100 50	nA typ nA max nA max	$V1 = +10V/GND$, $V2 = GND/+ 10V$; Test Circuit 4	
I_{DFF} , Differential Off Output Leakage (ADG509A only)	25		25		25		nA max	$V1 = +10V/GND$, $V2 = GND/+ 10V$; Test Circuit 5.	
DIGITAL CONTROL									
V_{INH} , Input High Voltage	2.4		2.4		2.4		V min V max	$V_{IN} = 0$ to V_{DD}	
V_{INL} , Input Low Voltage	0.8		0.8		0.8		μA max pF max		
I_{IN} or I_{INH}	1		1		1				
C_{IN} , Digital Input Capacitance	8		8		8				
DYNAMIC CHARACTERISTICS									
$t_{TRANSITION}^1$	300 450	600	300 450	600	300 450	600	ns typ ns max	$V1 = +10V/GND$, $V2 = GND/+ 10V$; Test Circuit 6	
t_{OPEN}^1	50 25	10	50 25	10	50 25	10	ns typ ns min	Test Circuit 7	
$t_{ON}(EN)^1$	250 450	600	250 450	600	250 450	600	ns typ ns max	Test Circuit 8	
$t_{OFF}(EN)^1$	250 450	600	250 450	600	250 450	600	ns typ ns max	Test Circuit 8	
OFF Isolation	68 50		68 50		68 50		dB typ dB min	$V_{EN} = 0.8V$, $R_L = 1k\Omega$, $C_L = 15pF$, $V_S = 3.5V$ rms, $f = 100kHz$	
C_S (OFF)	5		5		5		pF typ	$V_{EN} = 0.8V$	
C_D (OFF)									
ADG508A	22		22		22		pF typ	$V_{EN} = 0.8V$	
ADG509A	11		11		11		pF typ		
Q_{INJ} , Charge Injection	4		4		4		pC typ	$R_S = 0\Omega$, $V_S = 0V$; Test Circuit 9	
POWER SUPPLY									
I_{DD}	0.6	1.5	0.6	1.5	0.6	1.5	mA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}	
Power Dissipation	10	25	10	25	10	25	mW typ mW max		

NOTE

¹Sample tested at 25°C to ensure compliance.

Specifications subject to change without notice.

TRUTH TABLES

A2	A1	A0	EN	ON SWITCH
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

X = Don't Care

ADG508A

A1	A0	EN	ON SWITCH PAIR
X	X	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

X = Don't Care ADG509A

ADG508A/ADG509A

ABSOLUTE MAXIMUM RATINGS*

($T_A = 25^\circ\text{C}$ unless otherwise noted)

V_{DD} to V_{SS}	44V
V_{DD} to GND	25V
V_{SS} to GND	-25V
Analog Inputs ¹	
Voltage at S, D	$V_{SS} - 2\text{V}$ to $V_{DD} + 2\text{V}$ or 20mA, Whichever Occurs First
Continuous Current, S or D	20mA
Pulsed Current S or D	
1ms Duration, 10% Duty Cycle	40mA

Digital Inputs¹

Voltage at A, EN	$V_{SS} - 4\text{V}$ to $V_{DD} + 4\text{V}$ or
	20mA, Whichever Occurs First

Power Dissipation (Any Package)

Up to $+75^\circ\text{C}$	470mW
Derates above $+75^\circ\text{C}$ by	6mW/ $^\circ\text{C}$

Operating Temperature

Commercial (K Version)	-40 $^\circ\text{C}$ to +85 $^\circ\text{C}$
Industrial (B Version)	-40 $^\circ\text{C}$ to +85 $^\circ\text{C}$
Extended (T Version)	-55 $^\circ\text{C}$ to +125 $^\circ\text{C}$

Storage Temperature Range

-65 $^\circ\text{C}$ to +150 $^\circ\text{C}$

NOTE

¹Overvoltage at A, EN, S or D will be clamped by diodes. Current should be limited to the Maximum Rating above.

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.




PIN CONFIGURATIONS





DIP, SOIC



LCCC




PLCC




Typical Performance Characteristics—ADG508A/ADG509A


The multiplexers are guaranteed functional with reduced single or dual supplies down to 4.5V.




R_{ON} as a Function of $V_D(V_S)$: Dual Supply Voltage,
 $T_A = +25^\circ C$




R_{ON} as a Function of $V_D(V_S)$: Single Supply Voltage,
 $T_A = +25^\circ C$




Leakage Current as a Function of Temperature
(Note: Leakage Currents Reduce as the Supply Voltages Reduce)



Trigger Levels vs. Power Supply Voltage, Dual or Single Supply, $T_A = +25^\circ C$




Transition vs. Supply Voltage: Dual and Single Supplies,
 $T_A = +25^\circ C$
(Note: For $|V_{DD}| < 10V$; $V_1 = V_{DD}/V_{SS}$,
 $V_2 = V_{SS}/V_{DD}$. See Test Circuit 6)





I_{DD} vs. Supply Voltage: Dual or Single Supply, $T_A = +25^\circ C$

ADG508A/ADG509A — Test Circuits


Note: All Digital Input Signal Rise and Fall Times Measured from 10% to 90% of 3V. $t_R = t_F = 20\text{ns}$.



TEST CIRCUIT 8**ENABLE DELAY, $t_{ON}(EN)$, $t_{OFF}(EN)$** **TEST CIRCUIT 9****CHARGE INJECTION****SINGLE SUPPLY OCTAL DAC APPLICATION**

The following circuit shows the ADG508A connected as a demultiplexer to provide eight separate digitally programmable voltages (0 to +10V) from the AD7245. The AD7245 is a complete 12-bit, voltage output DAC with output amplifier and Zener

voltage reference on a monolithic CMOS chip. The entire system operates from a single +15V power supply. The ADG508A is ideally suited for the application because it has both low charge injection and I_S (OFF) leakage current.

*ADG508A in a Single-Supply Octal DAC Circuit*

ADG508A/ADG509A

TERMINOLOGY

R_{ON}	Ohmic resistance between terminals D and S	$t_{OFF}\text{ (EN)}$	Delay time between the 50% and 10% points of the digital input and switch “OFF” condition
R_{ON} Match	Difference between the R_{ON} of any two channels	$t_{TRANSITION}$	Delay time between the 50% and 90% points of the digital inputs and switch “ON” condition when switching from one address state to another
R_{ON} Drift	Change in R_{ON} versus temperature	t_{OPEN}	“OFF” time measured between 50% points of both switches when switching from one address state to another
$I_S\text{ (OFF)}$	Source terminal leakage current when the switch is off	V_{INL}	Maximum input voltage for Logic “0”
$I_D\text{ (OFF)}$	Drain terminal leakage current when the switch is off	V_{INH}	Minimum input voltage for Logic “1”
$I_D\text{ (ON)}$	Leakage current that flows from the closed switch into the body	$I_{INL}\text{ (}I_{INH}\text{)}$	Input current of the digital input
$V_S\text{ (}V_D\text{)}$	Analog voltage on terminal S or D	V_{DD}	Most positive voltage supply
$C_S\text{ (OFF)}$	Channel input capacitance for “OFF” condition	V_{SS}	Most negative voltage supply
$C_D\text{ (OFF)}$	Channel output capacitance for “OFF” condition	I_{DD}	Positive supply current
C_{IN}	Digital input capacitance	I_{SS}	Negative supply current
$t_{ON}\text{ (EN)}$	Delay time between the 50% and 90% points of the digital input and switch “ON” condition		